# SHARP SERVICE MANUAL

CODE: 00ZAR5132TM1E



# **DIGITAL COPIER NO.2**

# MODEL AR-5132

		CONTENTS	
	[1]	PRINCIPLES OF THE DIGITAL COPIER	
	[2]	PROCESS SECTION 2-1	
	[3]	DEVELOPING SECTION	
	[4]	PAPER FEED SECTION	
	[5]	TRANSPORT AND FUSING SECTION	
	[6]	HIGH VOLTAGE SECTION	
	[7]	RADF MECHANISM SECTION	
	[8]	DESK UNIT MECHANISM SECTION	
	[9]	ELECTRICAL SECTION	
	[10]	RADF ELECTRICAL SECTION 10-1	
	[11]	DESK UNIT ELECTRICAL SECTION 11-1	
l			

Parts marked with "<u>A</u>" is important for maintaining the safety of the set. Be sure to replace these parts with specified ones for maintaining the safety and performance of the set.

## CAUTION

This copier machine is a class 1 laser product that complies with 21CFR 1040.10 and 1040.11 of the CDRH standard and IEC825. This means that this machine does not produce hazardous laser radiation. The use of controls, adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

This laser radiation is not a danger to the skin, but when an exact focusing of the laser beam is achieved on the eye's retina, there is the danger of spot damage to the retina.

The following cautions must be observed to avoid exposure of the laser beam to your eyes at the time of servicing.

- 1) When a problem in the laser optical unit has occurred, the whole optical unit must be exchanged as a unit, not as individual parts.
- 2) Do not look into the machine with the main switch turned on after removing the developer unit, toner cartridge, and drum cartridge.
- 3) Do not look into the laser beam exposure slit of the laser optical unit with the connector connected when removing and installing the optical system.
- 4) The safety interlock switch is equipped.

Do not defeat the safety interlock by inserting wedges or other items into the switch slot.



LASER WAVE – LENGTH :  $785 \pm 15$ nm Pulse times : Out put power : 0.3mW ~ 0.6mW

#### CAUTION

INVISIBLE LASER RADIATION, WHEN OPEN AND INTERLOCKS DEFEATED. AVOID EXPOSURE TO BEAM.

#### VORSICHT

UNSICHTBARE LASERSTRAHLUNG, WENN ABDECKUNG GEÖFFNET UND SICHERHEITSVERRIEGELUNG ÜBERBRÜCKT. NICHT DEM STRAHL AUSSETZEN.

#### VARO !

AVATTAESSA JA SUOJALUKITUS OHITETTAESSA OLET ALTTIINA NÄKYMÄTTÖMÄLLE LASERSÄTEILYLLE ÄLÄ KATSO SÄTEESEEN.

#### ADVARSEL

USYNLIG LASERSTRÅLNING VED ÅBNING, NÅR SIKKERHEDSBRYDERE ER UDE AF FUNKTION. UNDGÅ UDSAETTELSE FOR STRÅLNING.

#### VARNING !

OSYNLIG LASERSTRÅLNING NÄR DENNA DEL ÄR ÖPPNAD OCH SPÄRREN ÄR URKOPPLAD. BETRAKTA EJ STRÅLEN. – STRÅLEN ÄR FARLIG.


# CONTENTS


[1]	PRINCIPLES OF THE DIGITAL	-1
	<ol> <li>Difference in structure from analog copiers</li> <li>Basic composition of the digital copier</li> <li>Scanner section</li> <li>Laser unit</li> <li>Image process section</li> </ol>	-1 -1 -2 -2
[2]	PROCESS SECTION         2           1. Outline         2           2. Basic process and composition         2	-1
[3]	DEVELOPING SECTION31. Basic outline32. Basic composition33. Basic operation3	-1 -1
[4]	PAPER FEED SECTION         4           1. Basic outline         4           2. Basic composition         4           3. Basic operation         4	-1 -1
[5]	TRANSPORT AND FUSING SECTIONS51. Outline52. Basic composition and functions5	-1
[6]	HIGH VOLTAGE SECTION       5         1. Outline       5         2. Basic composition       5	-1

[7]	<b>RADF MECHANISM SECTIONS</b> 7-11. Operation flowchart7-12. Document size detection7-4
[8]	DESK UNIT MECHANISM SECTION
[9]	ELECTRICAL SECTION       9-1         1. Block diagram       9-1         2. ICU PWB       9-2         3. PCU PWB       9-6         4. Operation section       9-16         5. LCD display section       9-17         6. DC power circuit       9-22
[10]	RADF ELECTRICAL SECTION       10-1         1. General       10-1         2. Block diagram       10-1         3. Operations       10-2
[11]	DESK UNIT ELECTRICALSECTION11-11. Outline11-12. Block diagram11-13. Operational descriptions11-2

# [1] PRINCIPLES OF THE DIGITAL COPIER


# 1. Difference in structure from analog copiers





The digital copier is composed of the scanner section and the printer section. (Refer to the figures.)

In the digital copier, the reflected light is not directly radiated onto the OPC drum as in the analog copiers.



# 2. Basic composition of the digital copier


# (1) Basic operations of copying

- Image data are scanned in the scanner section and sent to the image process (ICU) PWB.
- ② The data are converted into printable data in the circuit of the image process (ICU) PWB.
- ③ The data are printed in the printer section.

# 3. Scanner section

### (1) How to scan an document

The scanner is provided with sensors which are arranged on one line. These sensors scan a horizontal line of an document at a time and the data are outputted sequentially. After completion of the line, the next line is scanned. The operation is repeated until one page is completed. The figure below shows that the images scanned by the sensors are sent to the ICU PWB sequentially.



The direction of the lines is called the "main scanning direction" and the direction of scanning the "sub scanning direction."

The above figure shows four elements in one line. Actually, however, there are thousands of elements in one line. The light receiving elements called CCD are used.

The resolution is an index value to express the capacity of scanners. The resolution shows how many light receiving elements are used in one inch (dpi, dot per inch).

While the sub scanning direction is used to control the motor which drives the optical system and to adjust the resolution to take in the images.

## (2) Basic structure of the scanner section

The scanner unit is the scanning section of the digital optical system. The light from the halogen lamp (which is driven by the DC power to suppress ripples) is reflected by the document and passed through three mirrors and the reduction lens to form images on the CCD elements (image sensors). This system is called the reduction type image sensor system. The light image (photo energy) formed on the CCD elements are converted into electrical signals (analog signals) by the CCD elements (Photo conversion).The output signals (analog signals) are converted into digital signals (A/D conversion) to perform various image processes. The resolution at that time is 400dpi.

# 4. Laser unit

The image data sent from the ICU (image process PWB) are passed to the LSU (laser unit) and converted into laser beams.

# (1) Basic structure


The LSU unit is the writing section of the digital optical system. The semiconductor laser is used as the light source. Images are formed by the polygon mirror and the  $f\theta$  lens on the OPC drum.

The internal structure is shown in the figure on the next page. The image data from the ICU are converted into DUTY signals for every gradations (256 steps), and the semiconductor laser on the laser emitting PWB is turned on/off according to the DUTY. The laser beams are passed through the collimator lens, the slit, the cylindrical lens, the polygon mirror, the f $\theta$  lens, and the mirror to form images in the shaft direction (main scanning direction) of the OPC drum. The laser emitting PWB is provided with the APC (Auto Power Control) to eliminate fluctuations in the laser power. The BD PWB serves to measure the writing point for the laser.


# (2) Composition

Effective scanning width:	302 mm	
Resolution:	400 dpi	
Beam diameter:	main scanning 75 $\mu m,$ sub scanning 90 $\mu m$	
Image surface power:	0.3mW ~ 0.6mW	
Polygon motor:	Brushless DC motor	
	No. of mirrors $\rightarrow 6$	


### LSU internal structure



#### Side view



Sub scanning direction



### Functions of major parts

1 Collimator lens

Converges laser beams into parallel beams.

2 Cylindrical lens

Corrects laser beams in the sub scanning direction by shift of the surface of the polygon mirror.

③ BD (Mirror, lens, PWB)


Detects the start timing of the laser scanning.


- (4) f $\theta$  lens
  - Converges laser beams on a spot on the OPC drum.
  - Equalizes the scanning speeds of laser beams at both ends and at the center.
- 5 Polygon mirror, polygon motor
- Reflects laser beams at constant rotation.


6 Semiconductor laser

Generates laser beams.

# 5. Image process section








### (2) Image process section

The image process section is composed of gate arrays A and B, the CPU, and memories (SRAM, FIFO, EPROM). Gate array A forms data for shading correction and calculates histogram data for automatic exposure. Gate array B performs area separation, filter process, address generation for self printing, multi-value dithering, and electronic zooming of main scanning.

### ICU image process section block diagram

The CPU performs register setting and rewriting of LUT (look up table) every time when the user changes the mode. It also calculates the correction value of shading correction.

The figure below shows the flow of image signals.



### [Shading correction]

The analog image data from the CCD PWB are inputted to the CCD control section in the ICU and converted into digital data, and passed through gate array A in the ICU image process section, and written into the multi-function LUT (Look Up Table). (Path shown with dotted line in the above diagram.)

Gate array A performs thinning out of 16 lines at that time. Thinning out of 16 lines is performed when there is dirt on the shading plate.

### [Auto exposure]

The analog image data from the CCD PWB are inputted to the CCD control section in the ICU and corrected by the shading data obtained from the above method and converted into digital data and inputted to gate array A. In gate array A, the total number data (simple histogram) of pixels in each density is calculated as shown in 1-5. The calculated data are used to judge that the document is of background type such as newspapers or of half tone type such as character documents. The data are calculated for each line. According to the data, the CPU selects the most suitable density conversion look up tables in the density conversion LUT.

### [Electronic zooming]

The image data, after auto exposure and the visual sensitivity correction, are written into the FIFO for enlargement. Gate array B controls the enable signal for reading the enlargement FIFO to thin out the read data, enlarging images. For example, in enlargement of 200%, the read enable signal is provided for every pixel to make enlargement. The image data thinned out for enlargement are inputted to gate array B and the primary interpolation is performed as shown in 1-6. (For details, refer to 1-6.) The image data thinned out primarily are written into the reduction FIFO. The enable signal for writing is controlled to thin out for reduction.

#### [Area separation]

After electronic zooming, the image data are written into the FIFO for area separation/filter/multi-value dithering. There are four FIFO's and each one sends data for one line. Therefore gate array B can input image data of five lines. Gate array B calculates the characteristic value of peripheral pixels according to the image data of five lines and the result is outputted to the address of the multi-function LUT. The multi-function LUT is the same one described in the shading correction. When the are separation mode is selected, the CPU reads the data for area separation from the EPROM (for data) and write into the multi-function LUT.

# [MTF correction]

When the characteristic value outputted from gate array B is inputted to the address of multi-function LUT, data which show the characteristics of the peripheral pixels are outputted from the multi-function LUT. For example, the data show that the pixel and the peripherals are characters and edged of line drawing or that they are part of a hatched image of photo in a newspaper or that they are part of a photo of continuous gradation (that is not a hatched photo). Filter process is performed according to each pixel's characteristics.

### [Gamma correction/line alignment/black-white highlight]

After the MTF correction, the image is subject to the gamma correction in order to cope with the OPC drum characteristics, the developing characteristics, and the actual copy density. Before copying, the CPU reads the density conversion look up table value corresponding to the value which was set by the user with the density adjustment key from the EPROM (data), and writes the data into the gamma correction LUT (SRAM). The image data are connected to the lower 8 bits of the gamma correction LUT address and converted by the look up table. Black-white highlight is performed at the same time.

### [Soft photo mode]

This is the multi-value dithering mode which has been newly added from this mode. The area gradation is combined with the pulse width modulation to improve the gradation of photo. The size of area gradation (dither matrix) can be selected with simulation.

### [Self printing mode]

Gate array B prints out the test pattern by outputting the address count values of main scanning and sub scanning.

# Gate array A

#### Pin arrangement table

No.	Pin name	I/O	Function
1		1/0	r driction
	GND	~	
2		0	Data bus to the peripheral memory
} 7		} 0	connected to this LSI.
8	VDD	•	
9	RAMADR6	0	Data bus to the peripheral memory
10	RAMADR7	0	connected to this LSI.
11	GND		
12	RAMADR8	0	Data bus to the peripheral memory connected to this LSI.
13	GND		
14	VDD		
15	RAMADR9	0	Data bus to the peripheral memory
2	2	2	connected to this LSI.
20	RAMADR14	0	
21	FINAL	0	Signal which shows the end of shading correction.
22	GND		
23	RAMADR0	I/O	Address bus to the peripheral memory
2	2	2	connected to this LSI.
30	RAMADR7	I/O	
31	GND		
32	XIFDAT0	I/O	
2		2	Data bus to set the built-in register.
42	XIFDAT7	I/O	
43	GND		
44	SHADOUT0	I/O	Signal to output the data after shading
∂ 53	ر SHADOUT7	1∕O	correction.
54	GND	1/0	
54	GND		

No.	Pin name	I/O	Function	
55	XIFADR0	IN IN	T difetion	
25		) 	Data bus to set the built-in register.	
60	XIFADR5	IN		
61	RAMRD	OUT	Read signal to the peripheral memory.	
62	VDD			
63	GND			
64	WCLK	OUT	Not used.	
65	CLK1	IN	System clock of this LSI. Clock of 16MHz is inputted.	
66	XIFEN	IN	Data enable signal to the built-in register.	
67	XIFRD	IN	Data read signal to the built-in register.	
68	XIFWR	IN	Data write signal to the built-in register.	
69	RESET	IN	Initializes the LSI.	
70	VDD	_		
71	CLK2	IN	System clock of this LSI. Clock of 16MHz is inputted.	
72	RAMWR	OUT	Write signal to the peripheral memory	
73	HSYNC	IN	Image data 1 line read start signal.	
74	PAGE	IN	Signal which shows the effective area of one page of image data.	
75	RESERVE			
76	RESERVE		Not used.	
77	RESERVE			
78	RESERVE		*	
79	GND			
80	RESERVE			
81	RESERVE		Not used.	
82	RESERVE			
83	RESERVE		* *	
84	GND			
85	H0	OUT		
2	~	) All T	Not used.	
87	H2	OUT		
88	VDD			
89	GND	0.17		
90 〉	V0 2	OUT 2	Not used.	
∂ 92	( V2	OUT		
93	ADIN0	IN		
2 100	ک ADIN7	N	Image data bus	

# Gate array B

# Pin arrangement table

No.	Pin name	I/O	Function
1	GND		
2	VCC		
3	AIN0	IN	
2	2	2	(n) Line image data input pin.
10	AIN7	IN	
11	RAMADR0	OUT	Signals according to each mode such as the result of area separation
14	ک RAMADR3		are outputted to the external LUT
14	RAMADR3	OUT	from this pin.
15	GND		
16	RAMADR4	OUT	Signals according to each mode
2	2	2	such as the result of area separation are outputted to the external LUT
19	RAMADR7	OUT	from this pin.
20	VCC (fixed)		
211	GND (fixed)		
22	GND		
23	BIN0	IN	
20		2	(n+1)the line image data input pin
30	BIN7	IN	Notusod
31	RESERVED		Not used.
32	RAMADR8	OUT	Signals according to each mode such as the result of area separation
∂ 34	ک RAMADR10	} OUT	are outputted to the external LUT
54	RAMADRIO	001	from this pin.
35	GND		
36	RAMADR11	OUT	Signals according to each mode
2	2	2	such as the result of area separation are outputted to the external LUT
39	RAMADR14	OUT	from this pin.
40	GND		
41	RAMDATA0	IN	Pin for data input from the external
48	ر RAMDATA7		LUT.
40	FILOUT0	OUT	
~		$\sim$	Pin for output of the result of filter
52	FILOUT7	OÙT	process.
53	GND		
54	FILOUT4	OUT	Pin for output of the result of filter
57	ر FILOUT7	V OUT	process.
			Clock signal input pin. Clock of
58	CLK1	IN	16MHz is inputted.
59	GND		
60	VCC		
61	GND (fixed)		
62	VCC (fixed)		
63	CIN0	IN	
2	ک CIN7	≀N	(n+2)the line image data input pin
70 71	XIFDAT0	IN I/O	
$\mathcal{L}$		2	Data bus to set the built-in register.
78	XIFDAT7	I/O	
79	GND		
80	DIN0	IN	
∂ 87	ک DIN7	≀N	(n+3)the line image data input pin
88	RESET	IN	Reset signal of the LSI
89	XIFADR0	IN	-
2		lin Z	Address bus to select the built-in
94	XIFADR5	IŇ	register.

No.	Pin name	I/O	Function
			Signal showing the effective image
95	AREALDLY	OUT	area which is behind from AREA signal by 4 clocks. LOW active.
<u> </u>			Clock signal input pin. Clock of
96	CLK2	IN	16MHz is inputted.
			Data read signal to the built-in
97	XIFRD	IN	register. LOW active.
			Data write signal to the built-in
98	XIFWR	IN	register. LOW active.
99	XIFEN	IN	Data enable signal to the built-in
			register. LOW active.
100	VCC (fixed)		
101 102	GND (fixed) BUNRIOUT0	OUT	
~		2	Area separation test pin.
105	BUNRIOUT3	оùт	
106	GND		
107	BUNRIOUT4	OUT	
112	ک BUNRIOUT9	_	Area separation test pin.
113	GND	001	
	-	INJ	Clock signal input pin. Clock of
114	CLK3	IN	16MHz is inputted.
115	ZOOMIN0	IN	
125	ر ZOOMIN10	_	Zooming process data input pin.
126	GND		
127	ZOOMOUT0	IN	
2	2	2	Zooming process data input pin.
130	ZOOMOUT3	IN	
131 132	GND ZOOMOUT4	IN	
132	2001/0014 2	lin 2	Zooming process data input pin.
135	ZOOMOUT7	ÌŇ	
136	GND		
137	VCC		
138		IN	Zooming process data issut siz
ر 140	ZOOMOUT10	≀N	Zooming process data input pin.
141	FIFOWEN	OUT	Write enable signal to the line
		001	memory. LOW active.
142	VCC (fixed)		
143	GND (fixed)		
144	GND		Pood onable signal to the line
145	FIFOREN	OUT	Read enable signal to the line memory. LOW active.
146	RAMDLY0	OUT	
2		) ∧	10-clock behind signal of RAMDATA0 ~ 2.
148	RAMDLY2	OUT	
149	AREAHDLY	OUT	Signal showing the effective image area which is behind from AREA
			signal by 5 clocks. LOW active.
150	HSYNC	IN	Image data 1 line scanning start
			signal
151	AREA	OUT	Signal which shows the effective image area. LOW active.
152	EIN0	IN	
2	2	2	(n+4)the line image data input pin.
159	EIN7	IN	
160	PAGE	IN	Signal which shows one page of image data. LOW active.
L			mage data. LOW abiive.

# [2] PROCESS SECTION


# (OPC drum, cleaning unit)

# 1. Outline

The indirect electrostatic copiers use normal paper for copying, and form electrostatic latent images on the OPC drum surface which can be used repeatedly, develop them into visible images (toner images), and transfer them on copy paper. Copies are made indirectly in the copier of this type.

The PPC (Plain Paper Copier) makes copies in six processes: charging, exposure, developing, transfer, discharging, and cleaning which cleans the OPC drum surface to use is repeatedly after transfer.

# (1) Image forming process



- 1 The OPC drum is charged.
- 2 The OPC drum is exposed to form electrostatic latent images.
- ③ Toner is attracted to the electrostatic latent images.
- ④ The developed toner images are transferred on recording media such as paper.
- (5) Residual toner remaining on the OPC drum surface is cleaned.
- 6 Residual charges on the OPC drum are removed.

# (2) OPC drum


Some materials conduct electricity, and some others do not. The materials are divided into three groups according to their conductivity: conductors, semiconductors, and insulators.

This classification is not strict, and it is difficult to classify the materials strictly.

Generally speaking, the materials with resistivity of  $10^8 \ \Omega$  cm or above are called insulators. Those with resistivity of  $10^{-3} \ \Omega$  cm or below are called conductors.

The materials between the two are generically called semiconductors. The conductors are always conductive. The semiconductors are normally not conductive, but under a certain condition become conductive.


The photoconductor used in the copiers are insulators when they are not exposed with light, and reduce the resistivity when they are exposed with light, that is, they become conductive (by the photo conductivity phenomenon) when exposed with light. They are also called as photo semiconductors and used in the copiers.



Principle of photoconductor (conductivity)


### (3) Kinds of photoconductors

Major photo conductive materials used in the copiers are zinc oxide (ZnO), amorphous selenium (amorphous Se) alloy, cadmium sulfide (CdS), amorphous silicon (amorphous Si), and organic photoconductor (OPC).




The compositions of photoconductors used in the copiers are shown below.

Zinc oxide (ZnO) master




Cadmium sulfide (CdS) drum



Organic photoconductor (OPC) master or drum



#### Selenium (Se) drum)



#### Characteristics of organic photoconductors (OPC)

- · Can be formed into various shapes (drum, sheet, belt)
- High insulation in a dark place. (Acceptability and retainability of charges)
- Light weight
- · Stable against humidity and temperature
- Safe and clean to the environment (harmless)
- Weak in wear by friction
- Weak in durability against light and ozone

### (4) Characteristics of photoconductors

The important characteristics of photoconductors are as follows:


- 1. Photo sensitivity
- Spectrum characteristics
   Charge retainability
- Acceptance potential
   Residual potential
- 6. Fatigue

#### [Photo sensitivity]

It is determined by the attenuation speed of the potential when exposed with light.

#### [Spectrum characteristics]

The sensitivity of photoconductors differs depending on the kind and the waveform of light.




Spectrum sensitivity

#### Relationship between color and waveform

Human eyes can feel the lights with waveform of 380nm to 780nm.

These are called "Visible lights." The light whose waveform is shorter than that is called "Ultraviolet light." The light whose waveform is longer than that is called "Infrared light."

The figure below shows the relationship between lights and waveforms.



#### [Acceptance potential]

The dark resistance of the photoconductor layer decreases as the electric field applied between layers increases.

When the photoconductor is charged, the electric field is formed to a high level and the resistance of the layer decreases to restrict the charging amount of the photoconductor. The potential of the photoconductor at that time is called the acceptance potential, which serves as an important factor to determine the potential contrast. The photoconductor is generally charged to a potential slightly lower than the acceptance potential in order to avoid applying an electrical strain to the photoconductor.

#### [Charge retainability]

The retaining time of electrostatic latent images on the photoconductor is determined by the speed of decrease in the potential in a dark place. That is, it is measured with the time for the photoconductor potential to decrease to the half of the initial level. This retainability of electrical charge makes a problem when the interval time between exposure and developing is longer. In the machines where a series of operations of charging, exposure, and developing are automated, the interval between the processes is short enough and there is no problem.

#### [Residual potential]

When the charged photoconductor is exposed, the potential is rapidly attenuated at first then slowly. The potential where this slow attenuation starts is called the residual potential. The lower the residual potential is, the greater the voltage contrast is. Therefore, the lower residual potential is desirable.

#### [Fatigue]

When the photoconductor is charged and exposed repeatedly, it is fatigued. Fatigue of the photoconductor results in increase in attenuation speed of the photoconductor potential and decrease in the retainability of charges.


In the above, the necessary characteristics for the photoconductors are described. In an actual machine, when charging is repeated by the charger, dust and dirt or splashed toner may be attached to the saw tooth. These are not resulted from uneven charging, and they should be removed by cleaning.

# 2. Basic process and composition

 This machine employs the scorotron system to charge the photoconductor surface uniformly to a certain level. The conventional corona charger mechanism is employed which is composed of the corona wire and the saw tooth plate (stainless plate of 0.1mm thick).

In corona charging, oxygen molecules in the air are ionized to form ozone. This mechanism suppresses the generation of ozone.

- The process separation mechanism is employed for serviceability.
- The one-touch stopper mechanism prevents against high voltage leakage caused by drop of the corona charger unit.



# (1) Details of image forming process

## Step 1: Charging


Main charger high voltage transformer (MHVG)

	Grid voltage	Developing bias voltage
Standard mode	-490V	-400V
Photo mode	-490V	-400V
TSM mode	-440V	-350V
Printer mode	-460V	-400V

A uniform negative charge is applied to the OPC drum surface by negative corona discharge of the main charger.


The OPC drum surface potential is controlled by the screen grid voltage to be virtually the same level as the grid voltage.

- When the drum surface potential is lower than the grid voltage, electric charges generated by discharging of the main charger are passed through the screen grid to keep charging until the drum surface potential reaches the same level as the grid voltage.
- When the drum surface potential reaches about the same level as the grid voltage, electric charges generated by discharging of the main charger flow through the electrode of the screen grid to the high voltage unit grid voltage output circuit. Therefore the drum surface potential is kept at the same level as the grid voltage.



### Step 2: Exposure (laser beams)


Laser beams are generated in the LSU according to the print signal from the ICU and radiated to the drum surface. The resistance of the are of OPC layer where laser beams are radiated reduces to discharge negative charges, forming electrostatic latent images on the drum surface.



### Step 3: Developing (Bias -400V)


The electrostatic latent images on the drum surface are made visible images. This model uses the two-component magnetic brush developing system to supply the bias voltage of -400V to carriers (MG roller), and toner is negatively charged by friction with carriers.

Since the non-image area on the drum is negatively charged greater than the developing bias, the negatively charged toner is repulsed from the drum. The image area on the drum is exposed by laser beams and its potential is decreased. Then negative toner is attached to it by the DV bias.




### Step 4: Transfer

The visible images on the drum surface are transferred to copy paper. Positive corona of the transfer charger is applied to the back of the copy paper to transfer toner on the drum to the copy paper.




### **Step 5: Separation**

Since the copy paper is positively charged and the drum is negatively charged after transfer, an attraction force is generated between the drum and the copy paper. Then an AC corona overlapped with negative DC is applied to the copy paper to decrease the copy paper potential to the same level as the drum surface potential. Therefore an attraction force between the drum and the copy paper disappears, and the copy paper is separated by its own flexibility. If the paper is not separated by the separation charger, it is forcibly separated by the separation pawl.




### Step 6: Cleaning

Residual toner on the drum is removed by the cleaning blade.




### Step 7: Discharge

The discharge lamp light is radiated to the drum to reduce the electric resistance of the OPC layer, eliminating the residual charges.



(3) Potential transition of the DV unit section




DSP: Drum surface potential

## (4) OPC drum sensitivity reduction correction

In the AR-5132, deterioration of copy quality is prevented by correction with the charging grid voltage against the potential reduction of the OPC drum due to repeated use.

The drum wear increases the grid voltage to maintain the drum surface potential at a constant level, and the apparent sensitivity of the OPC drum is decreased. To correct this, the laser beam strength is increased when the coefficient of the drum rotating time for correction of the charging grid voltage reaches a certain level.





# (5) Process control function

### [Outline]

The density of the reference toner image formed on the OPC drum surface is used as the standard patch density, and the developing bias and the charging grid voltage are controlled to provide the same density as the standard patch density for stabilizing the copy images.

That is, the process conditions are set, and the high voltage output is changed and corrected so that the toner density is stabilized under the conditions.






#### **Process control**


 Toner patch images are formed on the OPC drum surface under the three kinds of conditions (MC grid bias voltage) and the developing bias. (The voltage is an actually measured value.)

In the process control, toner patch images are formed at the laser output of the reference grid voltage (-410V) and the developing bias (-240V)  $\pm 50V$  and duty of 100%.

② The three kinds of toner patch images and the drum surface are measured with the process density sensor to obtain the relationship between them.



③ The developing bias voltage is obtained from comparison with the standard patch density.



In the AR-5132, the absolute value of the density sensor output value is not directly used for the control calculation, but the ratio of the drum surface sensor output value (BSn) and the toner patch image sensor output value (PTn) is used for the control calculation.

Since the ratio of PTn/BSn) is not affected by the change in the absolute value of the light quantity of the reflection type sensor due to dirt or deterioration, stable control is performed.

④ In the developing bias/MC grid voltage correction, the value of △V of the developing bias voltage calculated with the standard patch density and the process control is fed back to the bias voltage and the MC grid voltage in each mode.

When the developing bias voltage is corrected, the corresponding MC grid bias is calculated and controlled.

(5) When a value reaching the reference level is not obtained in a series of control procedures, the patch forming conditions are shifted toward the reference level side and repeat the series of control procedures. The repetition is allowed for max. five times.

#### LD power correction

The LD power correction is performed depending on the result of the developing bias voltage calculation. When the correction width  $\triangle V$  of the developing bias voltage becomes greater, the MC grid voltage is corrected accordingly. If the LD power is the same at that time, the apparent sensitivity of the OPC drum is changed. To correct this, the LD power is made greater when the developing bias voltage is increased; on the contrary the LD power is made smaller when the developing bias voltage is decreased. The width of decrease or increase is determined according to the built-in table. This correction stabilizes half tone prints.

#### **Process control timing**

In the AR-5132, the process control is performed at the following timing.


- a. When the power switch is turned on. (during warming up)
- b. When the accumulated copy time reaches 30 min, the process control will be made in the next copying.
- c. When the standby time reaches 1 hour, the process control will be made in the next copying.
- d. When simulation 46 is executed.

#### Drum marking

In the AR-5132, toner patch images are formed at the same position on the OPC drum to improve accuracy of the process control.

That is, a marking is provided on the drum, and the marking point is sensed and toner patch images are formed at a certain position.

If the marking is not sensed, the copy density is extremely reduced.



# [3] DEVELOPING SECTION

# 2. Basic composition

# 1. Basic outline

## (1) Two-component developer

Developer is composed of tow components; toner and carrier.

Carrier functions as a media to attract toner to electrostatic latent images on the OPC drum.

As the toner is mixed with the carrier, the friction changes it to positive or negative.

Developer characteristics changes due to deterioration to degrade print quality. Therefore developer must be replaced periodically.

### (2) Two-component magnetic brush developing


A rotatable non-magnetic sleeve is provided on the magnet roller and rotated.

Carrier forms a magnetic brush on the sleeve surface by the magnetic force to attract toner to electrostatic latent images on the OPC drum.

# (3) Developing bias

Since the reverse developing system is employed, toner is attracted to the area (light potential area) where laser beams are radiated. Though it is the light potential area, the OPC drum is negatively charged. To attract negatively charged toner to the OPC drum, a higher (absolute value) bias must be applied to the MG roller. Therefore, the amount of attracted toner can be varied by the level of the developing bias voltage.

The developing bias serves to prevents against attachment of excessive toner by setting it lower (in absolute value) than the surface potential (dark potential) when making white background.



-		
No.	Name	
1	Developing magnet roller	Forms the magnetic brush of carrier by the magnetic force.
2	Developing doctor blade	Used of regulation of the magnetic brush height.
3	Developing stirring roller	Stirs carrier in the developing unit to distribute toner uniformly.
4	Developing transport roller	Transports toner supplied from the toner hopper unit to the stirring section.
5	Developing toner density sensor	Detects the toner density in the developer.

# 3. Basic operation

When the power switch of the machine is turned on, the machine starts warming up. After about one minute, the main motor rotates.

The drive power of the developing unit is transmitted from the main motor through the main drive unit to the developing drive unit.

Change in the mixing ratio of toner and carrier is sensed by the toner density sensor in the developing unit as the change in magnetic permeability, and outputted to the analog input pin of the main PWB CPU of the main body.


The CPU monitors the input voltage level, and controls the main motor and toner motor to supply, transport, and stir toner until the proper density is obtained.


# [4] PAPER FEED SECTION

# 2. Basic composition

# 1. Basic outline

The AR-5132 employs the font loading system and the multi paper feed table which can be stored inside the machine, cutting the installation space. It is also equipped with the two-step trays, the 3000sheet LCC tray, and the manual paper feed tray which allows continuous feeding of 50 sheets as standard provisions.






No.	Name	Function, operation	
1	Resist roller	Makes synchronization between paper and images by control of the resist roller clutch.	
2	(PPD2) Paper transport sensor	Used to control the transport roller clutch (TRC).	
3	(LUD3) Lift upper limit sensor	Used to control the lift-up motor. Stopped at HIGH.	
4	(PED3) Paper empty sensor	Used to detect paper empty.	
(5)	Pick-up roller	Picks up paper and falls simultaneously with turning on the paper feedf solenoid.	
6	Paper feed separation roller	Preents agaisnt multi paper feed.	
Ø	Paper feed roller	Paper feed roller for the paper tray 1, (Includes the one-way clutch.)	
8	(PID) Paper entry sensor	Detects pper entry from the paper tray 1 and turns off the paper feed solenoid.	
9	Transport roller	Transports paper from the paper tray 1.	
(10)	Transport roller	Transoprts paper from the cassette to the resist roller.	
1	(TFD) Wast toner fll sensor	Full at LOW.	
12	(PED1) Paper empty sensor	Detects paper empty in the manual paper feed mode. Paper present at LOW.	
13	Pick-up roller	Manual feed peper pick-up roller.	
(14)	Paper feed roller	Manual paper feed roller (Includes the one-way clutc.)	
(15)	Paper separation roller	The manual paper feed separation roller prevents agaist multi paper feed.	
16	(PPD1) Paper transport sensor	Detects paper entry from the main body or the desk.	


# 3. Basic operation

# (1) Manual paper feed section operations


① Before the operation of the manual paper feed section, the manual paper feed solenoid (MPFS) is OFF and the manual paper feed stopper is closed and the paper pick-up roller is up. The latch and the clutch are at positions as shown in the table below.



② When the start button is pressed, the manual paper feed solenoid (MPFS) is turned on, and the manual paper feed latch A is disengaged from the manual paper feed clutch sleeve A, and the manual paper feed roller and the manual paper feed pick-up roller rotate. At the same time, the manual paper feed stopper is opened and the manual paper feed pick-up roller is pressed on the paper to start paper feed.




③ When the manual paper feed clutch sleeve pawl C is caught by the manual feed latch, the manual fed stopper falls and the manual feed pick-up roller rises. At the time, the transport roller is rotating.




④ When the tip of the transferred paper is detected by PPD2, the manual paper feed solenoid is turned off after about 0.2 sec. At that time, the clatch sleeve pawl B is caught by the manual paper feed latch.

As a result, the paper is warped between the resist roller and the paper feed roller.




(5) The manual paper feed solenoid is turned on for 0.08 sec in synchronization with rotation of the resist roller, and the manual peper feed roller is rotated. Therefore, paper jams due to insufficient pick-up of the resist roller is prevented.

At that time, the manual paper feed pick-up roller remains up.



(6) The manual paper feed solenoid is turned off and the clutch sleeve pawl A is caught by the manual paper feed latch and the mamual paper feed is completed.



Manual paper feed timing chart

### (2) Cassette paper feed section operations


The cassette paper feed operations are the same in the paper tray 1 and the paper tray 2.

The following descriptions are based on the paper tray 1.

1 Lift up

When the power is turned on, the main circuit checks the sensors.

The lift up motor is turned on/off to make ready for paper feed according to the states of the paper empty sensor (PED) and the lift-up senosr (LUD).




#### 2 Paper feed

When the start button is pressed, the cassette paper feed solenoid (CPFS2) and the cassette paper feed roller clutch (CPFC2) are turned on. By turning on the solenoid, the paper feed pick-up roller is pressed down to press the paper.

By turning on the clutch, the paper feed roller and the pick-up roller start the paper feed operation.

The fed paper is passed through the paper entry sensor (PID) to the transport roller.

the transport roller is rotated by two drive clutches. For transport from the paper feed section to the resist roller, It is driven by the high speed clutch. The resisted paper is transported to the process section in synchronization with the optical system. The transport speed at that time is switched from the high speed clutch to the low speed clutch so that the transport speed becomes the same as the process rotating speed.



#### Lower cassette paper feed timing chart

# [5] TRANSPORT AND FUSING SECTIONS

# 1. Outline

The AR-5132 allows paper transport of max. A3 (11"  $\times$  17") to min. A5 (8 1/2"  $\times$  5 1/2").

After transfer of images, the paper is separated from the drum and transported to the fusing section by rotation of the resist roller and the transport belt.


The transport section is provided with the separation sensor (PSD). This sensor detects separation of paper and is used for taking the drive timing of the duplex gate solenoid (DGS) after fusing.

# 2. Basic composition and functions

# (1) Transport section

① Transport belts (2 pcs.)

The transport belts are corrugated to push the rear edge of paper.



2 Separation sensor (PSD)

This is a transmission type photo sensor and is attached to the chassis of the main body.

③ Suction fan motor and ozone filter

Ozone generated in the process high voltage section is absorbed by the filter.

# (2) Fusing section

1 Upper heat roller

This roller is teflon-coated in the shape of a reversed crown.

2 Lower heat roller

This roller is a silicon rubber roller in the shape of a crown.

3 Upper cleaning roller

This roller, impregnated with silicon oil, is used to remove dirt from the upper heat roller to provide better separation of paper and lengthens the life of the heat roller.

④ Separation pawl

Four separation pawls which are teflon-coated are used for the upper heat roller for reducing friction.


Two separation pawls are used for the lower heat roller.

5 Upper/lower separation function

The upper heat roller section and the lower heat roller section can be separated from each other for better serviceability.

6 Division of the drive system

The fusing unit is driven by the main drive unit. Since the fusing section is manually fed in case of a paper jam, a spring clutch is provided in the main drive gear to prevent that an excessive load is applied to the gears.



# [6] HIGH VOLTAGE SECTION

# 1. Outline

There are three kinds of chargers; the main charger, the transfer charger, and the separation charger. The main charger employs the scorotron system. The drum surface is charged negatively and uniformly by electric charges controlled by the screen grid which is positioned between the charger and the drum.

The transfer charger is used to transfer toner images which are on the drum to the copy paper. A negative high voltage is applied to the back of the copy paper.

The separation charger applies AC corona to the copy paper to eliminate a potential difference between the drum in order to perform separation.

# 2. Basic composition

## (1) Main charger high voltage transformer (MHVG)

	Grid voltage	Developing bias voltage
Standard mode	-490V	-400V
Photo mode	-490V	-400V
TSM mode	-440V	-350V
Printer mode	-460V	-400V

# (2) Transfer charger high voltage transformer (THVG)

+13.5µA (Electrode sheet front/rear balance difference: within 3µA)


# (3) Separation charger high voltage transformer (SHVG)

DC component voltage: -400±10V

# [7] RADF MECHANISM SECTIONS

# 1. Operation flowchart

The figures below show the transport path of an document from the document setting, through paper feed, copying, to paper exit. For details of operations, refer to the operation process.



# 1) RAD mode (duplex copy mode) copying

	START ↓	
	Step 01: ↓	The transport section is closed. (AUOD ON)
	Step 02:	An document is set on the document tray. (DSS output HIGH)
	Step 03: ↓	Document feed display ON
	Step 04: ↓	Print SW ON
	(Preliminary paper feed): ↓	<ul> <li>* A: For the first document, dummy paper exit is performed.</li> </ul>
* A	Step 05:	Paper feed motor (DFM) forward rotation (Paper feed roller, semi-circular roller rotation) Since the stopper is up, paper feed is not performed.
	Step 06:	Reverse motor (DRM) forward rotation (Reverse roller, paper exit roller rotation)
	Step 07:	<ul> <li>Transport motor (DTM) rotation</li> <li>(Transport belt rotation)</li> <li>* B: If there has been an document on the tray, is discharged.</li> </ul>
* A	Step 08:	Paper feed motor (DFM) OFF Paper feed solenoid (DFSOL) ON (The weight plate and the stopper move down to press the document onto the semi-circular roller.)
	Step 09:	Paper feed motor (DFM) forward rotation (Paper feed roller, semi-circular roller rotation) The document feed is started.

	$\downarrow$	
* B	Step 10:	Reverse sensor (RDD) senses the lead edge of the discharged document. (RDD output HIGH)
	Step 11:	Document feed sensor (DFD) senses the lead edge of the discharged document. (DFD output HIGH)
	Step 12:	Paper feed motor (DFM) OFF The document is stopped by the resist roller.
	Step 13:	Paper feed motor (DFM) reverse rotation (Resist roller rotation) The lead edge of the document is taken up by the resist roller.)
	Step 14:	Document width sensor (DWS) senses the document width. (Output LOW)
	Step 15:	Document timing sensor (DTD) senses the lead edge of the document. (DTD output HIGH)
	Step 16:	Paper feed motor (DFM) OFF (The document is stopped with its lead edge taken up by the resist roller.)
* B	Step 17:	Reverse sensor (RDD) senses the rear edge of the discharged document. (RDD output LOW) Reverse motor (DRM) rpm down
	Step 18:	Transport motor (DTM) OFF (Transport stop)
<b>*</b> B	Step 19:	Document discharge
	Step 20:	Reverse motor (DRM) OFF (Reverse roller, paper exit roller stop) (Paper feed reverse)
	(Preliminary paper feed): ↓	
	Step 21:	Transport motor (DTM) forward rotation Transport motor, reverse motor (DRM) forward rotation (Reverse roller, paper exit roller rotation)
	Step 22:	Paper feed motor (DFM) reverse rotation (Resist roller rotation) The document is sent to the transport section.
	Step 23:	Document feed sensor (DFD) Senses the rear edge of the discharged document. (DFD output LOW)

T

* C Step 24:	<ul> <li>Paper feed solenoid (DFSOL) OFF</li> <li>(The weight plate and the stopper move up.)</li> <li>* C: If there is no document on the document tray, move up the stopper and the weight plate.</li> </ul>	Step 38:	Paper feed motor (DFM) forward rotation (Paper feed roller, semi-circular roller rotation) The document feed is started.
		Step 39:	Document feed sensor (DFD) senses the lead edge of the document. (DFD output HIGH)
Step 25:	Document width sensor (DWS) output HIGH	↓ ↓	
Step 26:	Document timing sensor (DTD) senses the rear edge of the document. (DTD output LOW)	Step 40:	Paper feed motor (DFM) OFF The document is stopped by the resist roller.
	Paper feed motor (DFM) OFF (Resist roller stop) Reverse solenoid (DRSOL) ON (The flapper move up.)	Step 41:	Paper feed motor (DFM) forward rotation (Resist roller rotation) The lead edge of the document is taken up by the resist roller.
Step 27:	Reverse sensor (RDD) senses the lead edge of the document. (RDD output HIGH)	Step 42:	Document width sensor (DWS) senses the document width. (Output LOW)
Step 28:	The lead edge of the document is moved counterclockwise by the flapper.	Step 43: ↓	Document timing sensor (DTD) senses the lead edge of the document. (DTD output HIGH)
Step 29: ↓	Transport motor (DTM) OFF (Transport belt stop)	Step 44:	Paper feed motor (DFM) OFF (The document is stopped with its lead edge taken up by the resist roller.)
Step 30:	Reverse motor (RDM) OFF (Reverse roller, paper exit roller stop)	↓ Step 45:	Copier mirror base scanning stop
¥ Step 31: │	Transport motor (DTM) OFF (Transport belt rotation)	↓ (Reverse	
↓ Step 32:	Reverse motor (DRM) forward rotation	rotation)	
	(Reverse roller, paper exit roller rotation) The document is transported to the paper feed section.	↓ Step 46: ↓	Reverse solenoid (DRSOL) ON (The flapper moves up.)
Step 33:	Paper exit sensor (RDD) senses the rear edge of the reverse document. (RDD output LOW)	Step 47:	Transport motor (DTM) forward rotation (Transport motor rotation) Reverse motor (DRM) forward rotation (Rreverse roller, paper exit roller rotation)
Step 34: ↓	Reverse motor (DRM) OFF (Reverse roller, paper exit roller stop)	↓ Step 48: │	Reverse sensor (RDD) senses the lead edge of the document. (RDD output HIGH)
Step 35:	Transport motor (DTM) OFF (Transport belt stop) Document stop	↓ Step 49:	The lead edge of the document is moved counterclockwise by the flapper.
↓ Step 36: ↓	Reverse solenoid (DRSOL) OFF (The flapper moves down.)	↓ Step 50:	Transport motor (DTM) OFF (Transport belt stop)
Step 37: ★ D ↓ DSS ou		↓ Step 51:	Reverse motor (DRM) OFF (Reverse roller, paper exit roller stop)
	After completion of mirror base scanning, go to step 64. (Reverse rotation) HIGH (There is an document on the tray)	↓ Step 52: │	Transport motor (DRM) reverse rotation (Transport belt rotation)
↓ (Prelimin paper fer	•	Ļ	

paper feed) ↓

	Step 53:	Reverse motor (DRM) reverse rotation (Reverse roller, paper exit roller rotation) The document is transported to the paper feed section.		Step 66:	Reverse sensor (RDD) senses the lead edge of the discharged document. (RDD output HIGH)
	↓ Step 54:	Reverse sensor (RDD) senses the rear edge		Step 67: ↓	Transport motor (DTM) rpm down
		of the reversed document. (RDD output LOW)		Step 68: ↓	Document discharge
	Step 55:	Reverse motor (DRM) OFF (Reverse roller, paper exit roller stop)		Step 69:	Reverse solenoid (DRSOL) ON (The flapper moves up.)
	Ļ			Step 70:	Transport motor (DTM) forward rotation (Transport belt rotation) Reverse motor (DRM) forward rotation (Reverse roller, paper exit roller rotation)
	Step 56:	Transport motor (DTM) OFF (Transport belt stop) Document stop			
	Step 57:	Reverse solenoid (DRSOL) OFF (The flapper moves down)		Step 71:	Reverse sensor (RDD) senses the lead edge of the document. (RDD) output HIGH)
	Step 58:	Copier mirror base scanning start		Step 72:	The lead edge of the document is moved
* E	v Step 59: ↓	Copier mirror base scanning stop		↓ ↓	counterclockwise by the flapper.
ΥL	First-out document	NONE $\rightarrow$ After completion of mirror base scanning, go to step 82.		Step 73:	Transport motor (DTM) OFF (Transport belt stop)
	(Paper exit	ES ↓		Step 74:	Reverse motor (DRM) OFF (Reverse roller, paper exit roller stop)
	paper feed			$\downarrow$	
	reverse)			Step 75:	Transport motor (DTM) reverse rotation (Transport belt rotation)
	Step 60:	Transport motor (DTM) forward rotation (Transport belt rotation) Reverse motor (DRM) forward rotation Reverse roller, paper exit roller rotation) The document is discharged.		Step 76:	Reverse motor (DRM) forward rotation (Reverse roller, paper exit roller stop) The document is sent to the paper feed section.
	$\downarrow$			Step 77:	Reverse sensor (RDD) senses the rear edge
	Step 61:	Paper feed motor (DFM) reverse rotation (Resist roller rotation)		$\downarrow$	of the reverse document. (RDD output LOW)
	$\downarrow$	The document is sent to the transport section.		Step 78:	Reverse motor (RDD) senses the rear edge of the reversed document. (RDD output
	Step 62:	Document feed sensor (DFD) senses the rear edge of the document.		↓ -	LOW)
	$\downarrow$	(DFD output LOW)		Step 79:	Transport motor (DTM) off (Transport belt stop)
* C	Step 63:	Paper feed solenoid (DFSOL) OFF (The weight plate and the stopper moves up.)		$\downarrow$	Document stop
		* C: When there is no document on the tray, move up the stopper and the weight plate.		Step 80:	Reverse solenoid (DRSOL) OFF (The flapper moves down.)
	v Step 64:	Document width sensor (DWS) output LOW		Step 81:	Copier mirror base scanning start
	↓ ↓		* D	$\downarrow$	
	Step 65: ↓	Document timing sensor (DTD) senses the rear edge of the document. (DTD output LOW)		DSS output	LOW (No document on the tray) $\rightarrow$ After completion of mirror base scanning, go to step 46 (reverse).
					IGH (There is an document on the tray.) $\rightarrow$ Go step 38 (Preliminary paper feed).

(Paper exit)

$\downarrow$	
Step 82:	Transport motor (DTM) forward rotation (Transport belt rotation) Reverse motor (DRM) forward rotation (Reverse roller, paper exit roller rotation) The document is discharged.
Step 83:	Reverse sensor (RDD) senses the lead edge of the discharged document. (RDD output HIGH)
Step 84:	Reverse sensor (RDD) senses the rear edge of the discharged document. (RDD output LOW) Transport motor (DTM) OFF (Transport belt stop) Reverse motor (DRM) rpm down
Step 85: │ ↓	Document discharge
Step 86:	Reverse motor (DRM) OFF (Reverse roller, paper exit roller stop)
END	

- Note: \* A: For the first document, the preliminary paper feed operation is performed.
  - \* B: When there is an document on the document tray in advance, it is discharged.
  - \* C: When there is no document on the document tray, move up the weight plate and the stopper.
  - \* D: When there is no document on the document tray, the document set sensor (DSS) output becomes LOW.
  - \* E: It depends on whether there is any preliminary fed document in step 38 ~ step 44.

# 2. Document size detection


The document size is detected in three ways of different purposes.

# 1) Document size detection by the document set tray

The document size detection by the document set tray is used in automatic paper size and automatic magnification selection mode, in order to recognize the document size when the document is set on the document tray, allowing the automatic selection of paper size and magnification ratio of copy.

When documents composed of sheets of different sizes are set, this detection method recognizes the largest sheet as the document size, which is determined by the width measured by the document width volume (DWVR) and the length measured by the document length sensors (DLS1, DLS2).

The document size is determined in the timing of document sensing by the document set sensor (DSS).



	Document size, setting orientation	<ul><li>○: ON or L output (sensed)</li><li>●: OFF or H output</li></ul>		
	setting onentation	DWVR	DLS1	DLS2
	A4	3	•	
	B5	4	•	_
	A5	5	•	
AB series	A5R	7	•	_
	B5R	6	0	
	A4R	5	0	
	B4	4	0	_
	A3	3	0	
	11" × 8.5"	0	•	•
	8.5" × 5.5"	1	•	•
Inch series	8.5" × 5.5"R	2	•	•
	11" × 8.5R"	1	0	●
	14" × 8.5"	1	0	0
	11" × 17"	0	0	0


# 2) Document size detection by the document width sensor (DWS) in the paper feed section


The document size detection by the document width sensor (DWS) in the paper feed section is used in automatic paper size and automatic magnification ratio selection mode to determine whether the document is A4 or A5 ( $11^* \times 8.5^*$  or  $8.5^* \times 5.5^*$ ).

When documents composed of stacked sheets of different sizes are set in the document tray, the document size cannot be detected by the sensors in the document tray. Therefore, this function is provided to sense the document size behind the resist roller after the paper feed section has fed the document, as far as documents of A4 or A5 size (11" x 8.5" or 8.5" x 5.5") (portrait) is concerned. Consequently, if A4- and A5-size (11" x 8.5" or 8.5" x 5.5") documents (portrait) are stacked and set in the document tray, the document size detection by the paper feed section document width sensor (DWS) has the priority over the document size detection by the document set tray.

When A4- and A5-size (11" x 8.5" and 8.5" x 5.5") documents (portrait) are stacked and set in the document tray, the document length sensors (DSL1, DSL2) are not actuated. Therefore, the document width is sensed by the paper feed section document width sensor (DWS) to judge A4 or A5 (11" x 8.5" or 8.5" x 5.5").

Paper feed section original width sensor (DWS)





Paper feed section original width sensor (DWS)

Paper feed section document width sensor (DWS) status


Document size	<ul><li>○: Output LOW (Detection)</li><li>●: Output HIGH</li></ul>
A4/11" × 8.5"	0
B5/8.5" × 11"	•

## Document size detection by the paper feed motor rotation sensor (DFMRS)

This function compensates for the inaccuracy of the document size recognition in the document tray when documents of different sizes are stacked in the document tray. That is, results of this function has priority over the document size detection in the document tray. The pulses of the slit disc rotation of the feed motor (DFM) are counted in the period before the rear edge of document is sensed (DFD output LOW) by the document feed sensor after the feed motor (DFM) has started reverse rotation, that is, after the resist roller has started rotating and feeding of document from the fed section to the transport section has been started, to determine the document length.

To improve detection accuracy, the document width is sensed also by the paper feed section document width sensor (DWS).

Resist roller rotation start (The document is fed from the paper feed section.)



The paper feed motor rotation sensor (DFMRS) counts the number of rotations of the paper feed motor (DFM) between B and B to judge the document length.

# [8] DESK UNIT MECHANISM SECTION

# 1. Operation flow chart

# A. Paper tray 2 (Normal copy mode)

A. Paper tray 2	Normal copy mode)		
Paper feed start $\downarrow$	<copier on="" print="" switch=""></copier>	$\downarrow$	
STEP 01: ↓	JOB command start command reception <ul> <li>Transport motor ON</li> </ul>	JOB command reception	$\rightarrow$ To STEP 02
STEP 02:	<ul> <li>Paper feed request reception (Preliminary paper feed command or paper feed command)</li> <li>Pickup solenoid ON</li> <li>Transport select clutch ON</li> </ul>	↓ YES STEP 13:	Paper feed operation end <ul> <li>Transport motor OFF</li> </ul>
STEP 03:	<ul> <li>Resist sensor 1 (upper) ON</li> <li>Timer A start Pickup solenoid OFF, resist transport clutch ON</li> <li>Timer B start For sending the preliminary paper feed end command</li> <li>Timer C start (according to paper size) Transport select clutch OFF timer</li> </ul>	STEP 20:	After reception of the paper feed command, the main body transport clutch (trc signal) is monitored in parallel with operations of STEP 07 or later. Copier transport clutch (trc signal) OFF confirming
STEP 04:	<ul><li>Timer A up</li><li>Pickup solenoid OFF</li><li>Resist transport clutch OFF</li></ul>	↓ STEP 22: ↓	Copier transport clutch (trc signal) ON confirming
STEP 05: Preliminary paper feed command	<ul> <li>Timer B up</li> <li>Preliminary paper feed end command sending</li> <li>NO → To STEP 08</li> </ul>	STEP 23:	Copier transport clutch (trc signal) OFF confirming • Resist transport clutch OFF
YES STEP 06:	<ul><li>Timer C temporal stop</li><li>Transport select clutch OFF</li></ul>		
↓ Â	<ul> <li>Resist transport clutch OFF</li> </ul>		

Paper feed command signal wait

RECE	PTION
$\downarrow$	$\longrightarrow$ To STEP 20
STEP 07 ↓ STEP 08: ↓	<ul><li>Timer C restart</li><li>Transport select clutch ON</li><li>Resist transport clutch ON</li></ul>
STEP 09: ↓	Timer C up <ul> <li>Transport select clutch OFF</li> </ul>
STEP 10: ↓ STEP 11: ↓	<ul><li>Resist sensor 1 (Upper) OFF</li><li>Paper feed end command sending</li><li>Resist transport clutch OFF timer start</li></ul>
STEP 12:	<ul><li>Resist transport clutch OFF, timer up</li><li>Resist transport clutch OFF</li></ul>

# B. Paper tray 3


Paper feed start	<copier on="" print="" switch=""></copier>	l	
. ↓		$\rightarrow$	
STEP 01:	JOB command start command reception	Preliminary	NO
	Transport motor ON	paper feed end	To STEP 09
		command	
STEP 02:	Paper feed request reception (Preliminary paper feed command or paper feed	YES	
	command)		
	Separation clutch ON	Paper	
$\downarrow$		feed command	>
STEP 03:	Resist sensor 2 (lower) ON	reception	
	<ul> <li>Resist loop pulse set</li> </ul>	wait	
		RECEP	TION
STEP 04:	Resist loop pulse up		
	Resist transport clutch ON     Dulas set for the constant of the OFF	STEP 09: ↓	Resist transport clutch ON
	<ul><li>Pulse set for the separation clutch OFF</li><li>The next paper is prepared in the desk.</li></ul>	◆ STEP 10:	Resist sensor 1 (upper) OFF
	(Shift from collect section $2 \rightarrow$ collect		<ul> <li>Paper feed command sending timer start</li> </ul>
	section 1)	$\downarrow$	r aper reed command soliding timer start
$\downarrow$		STEP 11:	Paper feed command sending, timer up
STEP 05:	Separation clutch OFF, pulse up		<ul> <li>Paper feed end command sending</li> </ul>
	Separation clutch OFF		<ul> <li>Resist transport clutch OFF</li> </ul>
STEP 06:	Resist sensor 1 (upper) ON		Transport clutch: Acceleration start
	<ul> <li>Pulse set for the preliminary paper feed</li> </ul>		(295mm/s $\rightarrow$ 380mm/s)
	position stop	$\downarrow$	
$\downarrow$			
STEP 07:	Preliminary paper feed position stop, pulse up	JOB end	NO
	D	command reception	$\rightarrow$ To STEP 02
	Resist transport clutch OFF	leception	
	<ul> <li>Transport speed: Speed reduction start (380mm/s → 295mm/s)</li> </ul>	YES	
	Preliminary paper feed end command		Demonstrated an exercise and
	sending timer start	STEP 12:	Paper feed operation end
↓ •			Paper feed motor OFF
STEP 08:	Preliminary paper feed end command sending, timer up		
	<ul> <li>Preliminary paper feed end command sending</li> </ul>		

sending

8 – 2

# [9] ELECTRICAL SECTION

# 1. Block diagram




# 2. ICU PWB

### (1) CCD control section

#### **Basic functions**

- ① Generation of the timing signal to the lens unit CCD drive PWB.
- ② Process of the analog signal from the lens unit CCD drive PWB, and the A/D converting section.
- ③ Shading correction/signal control process




#### **Operational description**

The CCD image signal output pins of two system (ODD, EVEN) for one line to allow high-speed process.

The output signals from the output pins are separately processed in defferent circuits as described below before being sent to the PCU.

The impedance of the CCD signal A amplified by the CCD drive PWB (lens unit) is converted and sent to the clamp circuit, where the black level is clamped to 2.7V at the timing of the CLMP signal C by the analog switch B.

The analog signal 0 which was clamped is sent to the FIFO memory after AD conversion. The peak hold is reset by the VRST signal E for every pixel.



In the A/D conversion, by turning off the shading correction data, the CCD element fluctuation and the optical system (lamp, lens) light quantity fluctuation are corrected, and the analog data are converted into 8-bit digital data between the white level and the black level.

The 8-bit image data converted in the even and the odd circuits are stored in FIFS by one pixel at one time alternately.

These data are taken out sequentially to output the image data of one array to the image process section.

5150 pixel CCD linear sensor (Monochrome)

#### (Outline)

The ILX510 is two-output system reduction type CCD linear sensor, which scans an A3 Document in 400 dpi.


 $7 \,\mu\text{m} \times 7 \,\mu\text{m}$  (7  $\mu\text{m}$  pitch)


12V U1 battery

#### (Features)

- Number of effective pixels: 5150 pixels
  - Pixel size:
- Max. data rate: 40MHz
- Power voltage:
- All input clocks: CMOS 5V drive
- (Absolute max. rating)
  - Power voltage: VDD 15V

Pin arrangement (Top view)





CCD GA pin index

Pin No.	Pin name	Function	
1	NC		
2	AD0		
2	2	Odd number pixel A/D conversion result	
8	AD6		
9	AD7	Odd number pixel A/D conversion result	
11	BD0	Odd number pixel A/D conversion result	
12	BD1		
_	∂ BD7	Odd number pixel A/D conversion result	
20	BD7 BD8	Sync signal from LSU (HSYNC)	
20	600	Self running mode selection	
21	SMODE	(in the shading correction)	
22	WB	Shading writing white/black control	
23	SHINHB	Shading effective signal	
24	RESB	Reset signal	
25	ADRSTB	In shading black writing, initialize at 0.	
25	ADKOID	Address reset black	
28	WRCK	Shading writing clock	
30	32MCK	32MHz input	
32	TST	GA test pin	
33	DACKE	Even number D/A clock	
34	DACK0	Odd number D/A clock	
35	CCDCK	Clock to be sent to the CCD PWB	
36	ROGB		
37	SETB	Sent to the CCD PWB to make ∳ LH signal valid. Valid at 1.	
38	CLMP	Clamp signal	
39	VRST	Capacitor discharge signal	
40	ADCK	A/D clock	
41	FWCK	Write clock to the FIFO for image output	
42	8MCK	8MHz clock	
44	PXCK	Image output pixel clock	
45	RRESB	Image output FIFO /RSTR (read reset)	
46	RREB	Image output FIFO /RE (read enable)	
47	SRCK	White correction data read clock	
48	SRRESB	White correction data FIFO /RSTR (read reset)	
49	SRREB	White correction data FIFO /RE (read enable)	
50	SWCK	White correction data FIFO WCK (write clock)	
51	SH	Line sync signal	
53	ABD0		
2	2	Odd number/even number synthesized pixel signal	
61	ABD7		
63	BWCKE	Black correction data write clock (even number)	
64	BWCK0	Black correction data write clock (odd number)	

### [CCD GA and peripheral circuit]

The CCD control GA and the peripheral circuit are connected as shown in the figure on the next page.

## [CCD GA functions]

The CCD GA functions are classified as follows:

- A. CCD reading
- B. Shading correction data writing

The CCD reading is further classified as follows:

- a. Supply of clocks and timing signals to the CCD PWB (which includes the CCD)
- b. Supply of timing signals to the analog circuit which processes the output signal from the CCD PWB
- Supply of timing signals to the A/D convertor, the D/A convertor, and the digital circuits.
  - There are following kinds of digital circuit.
  - FIFO for shading (for white correction)
  - Latch for shading (for black correction)
  - FIFO for output of image data
- d. Image data of the odd number channel and the even number channel which are A/D converted are synthesized into one line.

The CCD reading operation is divided into the dependent running mode and the self running mode by setting of the SMODE pin.

The dependent running mode is for copiers. Reading of one line is performed at falling of the HSYNC signal from the LSU. Then the machine enters the standby state for the next falling of the HSYNC signal.

Therefore reading of one line is always synchronized with falling of the HSYNC signal.

If the HSYNC interval falls below the specified level (326.5 $\mu s$ ), the HSYNC is dropped.

Since reading of one line is based on the counter operating at 8MHz inside the GA, an error of max. 125ns is generated from falling of the HSYNC to starting reading the one line.

When receiving image data through ICU, the SH which is outputted from the CCD GA is used as the reference of timing.


In the self running mode, reading is started regardless of the SYNC signal from outside when in shading correction.

Since reading of one line is started at the timing when the internal counter becomes zero, the counter itself becomes zero when reset is performed. Since the reset pin of the CCD control PWB is fixed to HIGH, the timing for starting reading the line depends on the initial state of the internal counter. The time (accumulated time,  $334.38\mu$ s) for one line is 2675 counts in 8MHz in the self running mode.

The accumulated time in the dependent running mode is  $334.21\mu s$   $\pm 0.1\%$  (the LSU specification). In the self running mode, therefore, the accumulated time is +0.05% of the standard value in the dependent running mode.

In either mode of the self running and the dependent running, the SH is used as the starting reference by the ICU, etc. The SH is turned HIGH for one frequency of the timing clock PKCK for sending image data from the CCD to the ICU.

### <Timing chart>



#### [Image data reading]

The ILX510 has 5150 effective pixels.

In the CCD control section, the FIFO of 5048 pixels is provided for image data output and shading correction data, and 102 pixels out of it must be discarded.

Therefore, S49 ~ S5095 out of S1 ~ S5150 are enabled to output.

#### [Shading correction]

Corrections of light/dark areas are performed by changing the upper side and the lower side of the A/D reference voltage.

Setting of the reference voltage is performed by the D/C convertor built in 2Ch.

Since the light area correction is made for each pixel, the 8-bit correction data written into the FIFO are D/A converted to change the voltage at REF+ pin of the A/D convertor.

Two A/D convertors and two D/A convertors are provided for odd number pixels and even number pixels respectively, and they are operated at 8MHz.

Since there is only one FIFO, reading is made at 16MHz.

The dark area is divided into the odd number pixels and the even number pixels to change the voltage at REF- pin of the A/D convertor.


Two 8-bit latches (74AC273) are provided for the odd numbers and the even numbers. The value is D/A converted to set the voltage at REF- pin.

The output of the D/A convertor is a current output, which is converted into a voltage by the resistor and the transistor to input to the REF pin of the A/D convertor. The voltage supplied to the REF pin is slightly off-set by the ON voltage of the transistor even though the read value of the A/D convertor is directly set to the D/A convertor. Therefore correction must be performed from the read value in the shading correction.

IN the case of data reading for shading correction, the SHINH signal is driven LOW in order to maximize the light area and minimize the dark area.

By driving the SINH signal LOW, the dark area FIFO output is HIGH-Z, and the dark area latch is cleared.


Since the FIFO output is pulled up, FFh and 00h are provided to the D/A convertor.



## (2) Image process section

The image process section is composed of gate array A and gate array B, the SRAM for peripheral table, and the FIFO.

The image signal flow is shown as follows.




The image signals which was A/D converted according to the shading data from the image process section are converted into data which were subjected to the visible sensitivity (inverse function) correction and the auto exposure process. If the zooming mode is selected, electronic zooming is performed. Zooming in the sub scanning direction in this machine is performed by changing the moving speed of the optical system. In the main scanning direction, image data are electronically interpolated for zooming. Then the data are divided into the photo area, the hatched area, the character area, and the other area by the characteristics amount of the converted data and the peripheral pixels.

After that, the density conversion is performed to obtain the suitable density for each mode.

If the density conversion mode is the photo mode, lines are aligned to provide higher gradation before sending to the laser control section.

### (3) Laser control section



#### **Basic function**

- (1) Image digital signal  $\rightarrow$  Laser drive PWM signal exchange
- 2 PWM calibration control on starting printing
- $\textcircled{3} \ \mathsf{TTL} \to \mathsf{ECL} \ \mathsf{conversion}$
- ④ Lim FIFO R/W control

### **Operational description**

Image signals processed in the image process section are stored in the FIFO as the line image signals and inputted to the LCU G/A. The first print position signal (BD signal) from the LSU and the CKX4 are synchronized to align the image line positions. The line data are read from the FIFO and converted into the PWM width corresponding to the data by the IC and delivered to the LSU unit at the ECL level.

The LCU G/A takes the following four states with the PLAY, the LDON, and the image data signal to control the timing of laser control.

Laser state	LDONB	PLAYB	Image data
Stop	1	1	×
Forcibly ON	0	×	x
Image write	1	0	Image data
Void formation	1	0	White data

The LDONB signal forcibly turns on laser. It is driven LOW when the rotation ready signal of the polygon motor is sensed. Since the laser power is automatically performed by the LDONB, the LDONB requires LOW signal of 10ms or more. When the LDONB is LOW, the PLAYB signal is driven LOW to allow the LSU to operate.

#### [LSU GA and peripheral circuit]

The LSU GA functions are classified as follows.

 Control to write image data from the ICU to two FIFO's alternatively for every line.

Input: GCK

Output: F1WB, F2WB, FWCK, RSTWB

(Image data themselves from the ICU are supplied to the FIFO directly.)

 Control to read image data from the FIFO to which data are not written.

Output: F1RB, F2RB, FRCK, RSTRB, DIM [0..7]

• Generates the sync signal (BDB) for image clock and the ICU in synchronization with the sync signal (/SYNC) from the LSU.

Input: CKX4, HSB

Output: CLK, BDB

 According to instructions from the ICU, etc., control of the effective area in the main scanning direction and forcibly turning on the laser are performed.

Input: SLAT, LSCK, LSIN, LDCNB, PALYB, CAL0

Output: D0 [0..7]


 PWM ICU calibration is performed at the start of turning on the laser.

Input: LDBON, PLAYB, CAL0

Output: CALIN

## 3. PCU PWB

## (1) Block diagram (PCU PWB)



### (2) Main CPU (IC107: H8/570)

#### ① Outline

The CPU controls the loads in the body and sends and receives data to and from the various optional controllers through the serial data communication line and controls the system.


#### ② Features


The H8/570 (CPU) is a single-chip microprocessor which performs the exclusively-used commands at high speeds to strengthen the routine operations such as the timer functions and the serial communication functions.

#### ③ Pin arrangement

Major functions

- ISP (Built in the EPROM)
- SCI (Serial communication interface)
- PWM timer (pulse wide modulation)
- A/D convertor
- Watch-dog timer
- I/O port
- Built-in memory RAM (2KB)





## (5) CPU pin signals

Pin No.	Port	Signal name	In/Out	H/L	Specification	
1	P90	TXD SUB	OUT	L	Serial data output to SUB CPU	
2	P91	RXD SUB	IN	L	Serial data input from SUB CPU	
3	P92	TXD ICU	OUT	L	Serial data input to ICU	
4	P93	RXD ICU	IN	L	Serial data output from ICU	
5	P94	RES SUB	OUT	L	Reset signal to SUB CPU	
6	P95	RES OPE	OUT	L	Reset signal to the operation panel	
7	P96	RES ICU	OUT	L	Reset signal to ICU	
8	P97	RES PRT	OUT	L	Reset signal to the printer	
9	VCC	VCC			Power 5V	
10	P100	TXD OPE	OUT	L	Serial data output to the operation panel	
11	P101	RXD OPE	IN	L	Serial data input from the operation panel	
12	P102	TXD PRT	OUT	L	Serial data output to the printer	
13	P103	RXD PRT	IN	L	Serial data input from the printer	
14	P104	_			Not used.	
15	P105	_			Not used.	
16	P106	TXD RIC	OUT	L	Serial data output to RIC	
10	P107	RXD RIC	IN	L		
17	P107		IIN	L	Serial data input from RIC Not used.	
			_			
19	P81		_		Not used.	
20	P82		_		Not used.	
21	P83	—	_		Not used.	
22	P84	—			Not used.	
23	P85	PRTCHin	IN	L	Printer PWB detection signal	
24	P86		_		Not used.	
25	P87	—	—		Not used.	
26	VSS	VSS			Power GND	
27	P120	DSR SUB	IN	Н	Request signal from SUB	
28	P121	DSR ICU	IN	Н	Request signal from ICU	
29	P122	DSR OPE	IN	Н	Operation panel request signal	
30	P123	DSR PRT	IN	Н	Printer request signal	
31	P124	—	—		Not used.	
32	P125	DSR RIC	IN	L	DSR from RIC (Power confirmation signal)	
33	P126	CTS RIC	IN	L	CTS for RIC (Send request signal)	
34	P127	READY	IN	Н	Polygon motor ready signal	
35	VSS	VSS			Power GND	
36	D0	D0			Data signal	
37	D1	D1			Data signal	
38	D2	D2			Data signal	
39	D3	D3			Data signal	
40	D4	D4			Data signal	
41	D5	D5			Data signal	
42	D6	D6			Data signal	
43	D7	D7			Data signal	
44	VCC	VCC			Data signal	
44	AO	A0			Address signal	
45	A0 A1	A0 A1			Address signal	
40	A1 A2	A1 A2			Address signal	
48	A3	A3			Address signal	
49	A4	A4			Address signal	
50	A5	A5			Address signal	
51	A6	A6			Address signal	
52	A7	A7			Address signal	
53	VSS	VSS			Power GND	
54	A8	A8			Address signal	
55	A9	A9			Address signal	
56	A10	A10			Address signal	

Pin No.	Port	Signal name	In/Out	H/L	Specification
57	A11	A11			Address signal
58	A12	A12			Address signal
59	A13	A13			Address signal
60	A14	A14			Address signal
61	A15	A15			Address signal
62	A16	A16			Address signal
63	A17	A17			Address signal
64	A18	A18			Address signal
65	A19	A19			Address signal
66	P13	_	_		Not used.
67	P12	_	_		Not used.
68	P11		_		Not used.
69	P10	_	_		Not used.
70	RES	RES	IN	L	Reset signal
71	NMI	_	_	_	Not used.
72	VSS	VSS			Power GND
73	EXTAL	EXTAL	IN		Clock 19.6608MHz
74	XTAL	XTAL	IN		Clock 19.6608MHz
75	VCC	VCC			Power 5V
76	AS	ASM	OUT		Address strobe signal
77	RD	ROM	OUT		ROM, RAM I/O data read signal
78	WR	WRM	OUT		ROM, RAM I/O data write signal
79	P17	_		_	Not used.
80	MD0	MD0	IN	L	Operation mode control signal
81	MD1		IN	Н	Operation mode control signal
82	MD2		IN	Н	Operation mode control signal
83	STBY		IN	Н	Hardware standby mode signal
84	AVCC	AVCC	IN		A/D convertor reference power pin
85	P70	_		_	Not used.
86	P71	AN1 (GND)			GND2
87	P72	AN2 (GND)			GND2
88	P73	AN3 (GND)			GND2
89	P74	AN4 (GND)			GND2
90	P75	AN5 (GND)			GND2
91	P76	AN6 (GND)			GND2
92	P77	AN7 (GND)			GND2
93	AVSS	AVSS			GND2
94	VSS	VSS			GND2
95	P57	_		_	Not used.
96	P56		_	_	Not used.
97	P54	POFA	IN		Power OFF signal
98	P60	DCH	OUT	Н	
99	P61	MSWR	OUT	Н	Main switch relay signal
100	P62	DFM	OUT	Н	Power fan motor signal
101	P63	OPTS	OUT	L	IR output signal
102	P64	OPTR	IN	L	IR input signal
103	P65		_	_	Not used.
104	VSS	VSS			POWER GND
105	P110	DTR SUB			DTR for SUB
106	P111	DTR ICU			DTR for ICU
107	P112	DTR OPE			DTR for the panel
108	P113	DTR PRT			DTR for the printer
109	P114		_	_	Not used.
110	P115	DTR RIC	OUT	Н	DTR for RIC (Power confirmation signal)
111	P116	RTS RIC	OUT	Н	RTS for RIC (send enable)
112	P117	START			Polygon motor rotation pin
· · · -				1	- ,

## (2) RAM (AT28C64)

#### $\textcircled{1} \quad \textbf{Outline}$

The RAM stores various setting data required for operations of the AR-5132 system, causes of paper jams, and the counter data such as trouble codes. (Batteries are not required.) Data transmission is performed between the RAM and the main PWB immediately after turning ON or OFF the power.


The AT28C64 is an EEPROM (Electrically Erasable ROM) of 8KByte

and operates on a single power source of 5V.

#### ② Features

Low power CMOS operating current max. 60mA


All memory write time: Average 0.625sec



F	CERDIP	<b>K</b>
NC 1 A13 2 A7 3 A6 5 6 A4 5 6 A4 7 A A 2 8 A A 2 8 D 1/01 12 13 4 VO2 13 4 VSS 14	AT28C64	28 VCC 27 WE 26 NC 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE 19 I/O7 18 I/O6 17 I/O5 16 I/O4 15 I/O3

DI ASTIC

### (4) Internal block diagram



#### 5 RAM (IC115) pin signals

Pin No.	In/Out	Signal name	Function
1	—	NC	
2	IN	A12	Address signal
3		A7	
2	IN	2	Address signal
10		A0	
11		1/00	
2	IN/OUT	2	Data signal
13		1/02	
14	_	GND	GND (0V)
15		1/03	
2	IN/OUT	2	Data signal
19		1/07	
20	IN	CS	RAM chip select signal. RAM is selected at LOW (0V).
21	IN	A10	Address signal
22	IN	RD	Read signal. RAM data are read into the CPU at LOW.
23	IN	A11	Address signal
24	IN	A9	Address signal
25	IN	A8	Address signal
26	IN	NC	
27	IN	WR	Write signal. Date are written into the RAM from the CPU at LOW (0V).
28	—	5V	Power source. @ medium index = (3) start/stop control circuit

#### (3) Start/stop control circuit

#### 1 Outline

The ON/OFF state of the power is detected to control start/stop of each circuit.

The DC power PWB supplies the power voltages (VB = +24V, VC = +10V, VD1 = 5V, VD2 = 5V).

When the power voltage reaches the specified level, the operation of each circuit is started. Before the power voltage falls below the specified level, the operation is stopped, preventing malfunctions.

#### ② Operation


a. POFA generation circuit (Power voltage detection circuit)

This circuit detects ON/OFF of the power and the power voltage. The Immediately after turning on the power, when the AC input voltage is abnormally low, in case of an instantaneous service interruption, in the transient period after turning off the power, the DC power is low and unstable.

When the DC power voltage falls below the specified level, the circuits will not operate normally. Especially immediately after turning on/off the power, data transmission is performed between the EEPROM (IC118) and the CPU (IC107). @IN1/= If the power voltage is +5V lower, data transmission is not performed.

To prevent against this state, ON/OFF of the power is detected in an early stage and informed to the CPU; data transmission between the CPU and the RAM and the operations of the circuits are started after the DC power voltage reaches the machine operatable level; data transmission between the CPU and the RAM is completed before the DC power voltage falls below the machine operation impossible level; and the operations of the circuits are stopped. (Data transmission between the CPU and the EEPROM is allowed unless the +5V3 voltage does not fall.)

The POFA signal informs the CPU of ON/OFF of the power and the DC power state in the circuit. The POFA is driven HIGH (+5V) when the power is turned on and the DC power rises above the specified level. When the power is turned off, it is driven LOW (0V) before the DV power voltage falls below the specified level.




b. RESET generation circuit

The  $\overrightarrow{\text{RESET}}$  signal is formed by the power voltage detection signal (POFA) and the data transfer complete signal ( $\overrightarrow{\text{DCH}}$ ) from the CPU. It is used to operate the circuits in the DC power voltage stable area.

The  $\overline{\text{RESET}}$  signal is set (the operation enable state) when the  $\overline{\text{POFA}}$  becomes HIGH (+5V). It is reset (the operation stop state) when the  $\overline{\text{DCH}}$  becomes LOW (0V).

Besides, when the  $\overrightarrow{\text{POFA}}$  becomes LOW, data are transmitted from the CPU to the EEPROM. After completion of data transmission, the  $\overrightarrow{\text{DCH}}$  becomes LOW.



#### c. Operation at power ON

Immediately after power ON, the FW rises to turn on the collector and the emitter of Q210.
 Since the IC206 4pin voltage becomes about 0.736V, which is lower than the 5pin voltage (ZD103: 5.2, 5.5V), and 2pin is

lower than the 5pin voltage (ZD103: 5.2  $\sim$  5.5V), and 2pin is open.

- The 24V rises after about 16msec from rising of the FW and C110 is charged through R287 and D212. In about 95msec, the IC206 7pin voltage becomes higher than the IC206 5pin (ZD103: 5.2 ~ 5.5V) and 1pin becomes HIGH.
- The IC206 1pin becomes HIGH to turn on the collector and the emitter of Q211. The Q211 collector becomes LOW to turn off Q213. The POFA is driven HIGH through R294.
- d. Operations at power OFF
  - Immediately after power OFF, the FW rises to open the collector and the emitter of Q210, and C111 is charged through R276. In about 30msec, the IC206 4pin voltage becomes higher than 5pin (ZD103: 5.2 ~ 5.5V) to drive 2pin LOW.
  - The 24V starts rising about 16msec behind from FW. IC110 is charged through R287 and D212. The IC206 7pin voltage becomes higher than the reference voltage of the IC206 5pin (ZD103: 5.2 ~ 5.5V), and the 1pin voltage becomes HIGH.
  - The IC206 1pin becomes LOW to turn off Q211. The High level is inputted to Q213 through R291 to turn on and to drive the POFA LOW.

e. Operations at instantaneous service interruption

Since the POFA signal is outputted from IC206, the POFA signal may be erroneously delivered due to the difference in rising time of 5V and 12V power. Therefore the power voltages of 5V and 12V are monitored by IC206 to control the POFA signal.

- When the power is turned OFF, the POFA signal must be driven LOW (0V) in an early stage. If, however, it is driven low too early, the machine will stop at an instantaneous service interruption (30msec or less) which does not affect the machine operations. Therefore in this circuit, if the AC power is turned off continuously for more than 30msec, it is judged as power OFF and the POFA is driven LOW.
- In normal operation, the IC206 4pin voltage is LOW. In an instantaneous service interruption, the FW becomes LOW immediately to open the collector and the emitter of Q210, charging C111 through R276. It takes 30msec for the IC206 4pin voltage to rise above the reference voltage (IC206 5pin 5.2 ~ 5.5V). In an instantaneous service interruption below 30msec, the machine will not stop.
- f. Operations when the power voltage falls
  - When the AC power voltage falls below the specified level, the DC power voltage falls though the DC power circuit is the regulator circuit.

Then the 24V voltage is detected, and when it falls below 19V, the POFA is driven LOW (0V). (When it falls below 19V, the IC206 5pin voltage is divided by R287 and R288 to be lower than the reference voltage of 9pin. Therefore the comparator (IC206) output becomes LOW.)


#### (4) Heater lamp control circuit

#### 1 Outline

The heater lamp control circuit detects the heat roller surface temperature by the thermistor and converts it into the voltage level (analog level) to output to the CPU analog input pin.

The CPU converts the analog voltage into a digital signal level and compares it with the set value of the test command and turns on/off the heater lamp to maintain the heat roller surface temperature at a constant level.


When a paper jam occurs in the AR-5132, the control circuit operates for max. 3 minutes to shorten the jam recovery time (8sec).



The thermistor resistance becomes greater when the heat roller surface temperature is lower, and becomes smaller when the surface temperature is higher. Therefore the thermistor pin voltage also becomes higher when the heat roller surface temperature is lower, and it becomes lower when the surface temperature is higher. The thermistor pin voltage in inputted to the CPU analog port. The CPU controls ON/OFF of the heater lamp by the input voltage level.

# [High temperature protect circuit in case of hung up of the CPU]

The IC204 3pin (reference voltage) of +5V is divided by R265 and R264, and the thermistor pin voltage is inputted to the IC204 2pin. When, therefore, the 2pin voltage becomes lower than the 3pin voltage (the heat roller surface temperature about 230°C), the output 1pin becomes HIGH to turn on Q207, pulling the HL signal to the GND level and the heater lamp lighting signal is not generated.



# [When the heat roller surface temperature is lower than the set level]

- a. Since the thermistor pin voltage is higher than the set level, the output signal (HL) form the CPU becomes HIGH.
- b. This HL signal becomes the HL signal through IC115 and TR Q206 and is inputted to the solid state relay (SSR).
   When, therefore, the HL signal is HIGH, the internal triac is turned on.
- c. When the internal triac is turned on, a pulse is applied to the gate of the external triac. A current flows from the power through the heater lamp to the triac to turn on the heater lamp.

# [When the heat roller surface temperature becomes higher than the set level]

- a. Since the thermistor pin voltage is lower than the set level, the output signal HL from the CPU becomes LOW.
- b. The HL signal becomes LOW, SSR is OFF, the external triac is OFF, and the heater lamp is OFF.

#### [Q206]

This prevents the heater lamp from being always kept ON by the improper treatment of the harness for the heater lamp drive signal.

#### (5) Driver circuit (Solenoid, magnetic clutch)


#### 1 Outline

The control signals of the loads outputted from the CPU I/O are unable to drive loads directly. They are passed through the driver IC to each load.

#### ② Operation

The driver circuit composes the Darlington circuit with two transistors.

By this circuit, a great drive current is obtained from a small input current (I/O output current). When the driver input voltage is HIGH (+5V), the transistor turns on to flow a current in the arrow direction to operate the loads. When the driver is on, the driver output pin voltage is 0V.





#### (6) Stepping motor drive circuit

#### 1 Outline

The driver circuit drives the auto duplex copy tray side plate motor and the rear edge motor.

- A: Stepping motor A phase coil drive signal
- B: Stepping motor B phase coil drive signal
- A: Stepping motor A phase coil drive signal
- B: Stepping motor B phase coil drive signal







Drive signal	Side plate motor	Rear edge motor.
А	PAM1-0	PAM2-0
В	PAM1-1	PAM2-1
Ā	PAM1-2	PAM2-2
B	PAM1-3	PAM2-3

## (7) Toner supply motor drive circuit

The IC111 is used to control the motor and to drive the toner supply motor with the pulse signals (TMa, TMb) outputted from the I/O chip.



Internal circuit



#### Truth value table

Inp	out	Out	tput	Mode	
ТМа	TMb	TMa TMb		wode	
L	L	~	~	Stop	
Н	L	Н	L	CW/CCW	
L	Н	L	Н	CCW/CW	
Н	Н	L	L	Brake	

 $\infty$  : High impedance


## 4. Operation section

#### (1) Outline


The operation circuit is composed of the key matrix circuit and the display circuit.

Besides, communication with is made with the IR unit.


#### 1 Block diagram



32bit driver block diagram



#### **②** Operations




The data signal (8 bit) sent from the OP control PWB are shifted at the timing of rising of the clock and retained at the timing of rising of the latch signal.

The retained data are outputted when the BE0 signal becomes HIGH (5V) to light the LED or to select the key matrix (F1  $\sim$  F13). Key reading is made by scanning K10  $\sim$  K15 for every F1  $\sim$  F13 selected.

## 5. LCD display section


## (1) Block diagram




## (2) CPU (IC321) μPD78217GC-AB8

## ① Outline

The CPU sends and receives data to and from the main circuit and the operation PWB through the serial data communication line, and controls the display system.



2 Pin arrangement



## ③ CPU (IC322) pin signals

Pin No.	Signal name	In/Out	Function
1	RD	OUT	Data read signal
2	A19		Address signal
3	A18		Address signal
4	A17		Address signal
5	A16		Address signal
6	RESET	IN	Reset signal input from the main body main PWB
7	X2	_	CPU clock
8	X1	_	CPU clock
9	VSS		GND
10	A15		Address signal
11	A14		Address signal
12	A13		Address signal
13	A12		Address signal
14	A11		Address signal
15	A10		Address signal
16	A9		Address signal
17	A8		Address signal
18	AD7		Address data signal
19	AD6		Address data signal
20	AD5		Address data signal
21	AD4		Address data signal
22	AD3		Address data signal
23	AD2		Address data signal
24	VSS		GND
25	AD1		Address data signal
26	AD0		Address data signal
27	ASTB	OUT	Address latch signal
28	P20	_	Not used.
29	KI1	IN	Key input data
30	KI2	IN	Key input data
31	KI3	IN	Key input data
32	KI4	IN	Key input data


Pin No.	Signal name	In/Out	Function
33	KI5	IN	Key input data
34	K16	IN	Key input data
35	K10	IN	Key input data
36	TXD-OP	IN	Main communication (serial data output)
37	RXD-OP	OUT	Main communication (serial data input)
38	CLK	OUT	LED clock
39	DATA	OUT	LED data
40	EA		Not used.
41	VDD		5V
42	AUSS		For analog port (GND)
43	AVREF		For analog port (5V)
44	P75		Not used.
45	DTR-OP	IN	Main communication DTR (send enable)
46	P73	_	Not used.
47	AUD	IN	Auditor counter presence/absence detection signal
48	PSEL	IN	Printer key page select signal
49	READY	IN	Auditor copy enable signal
50	P34		Not used.
51	LATCH	OUT	LED latch
52	BZR	OUT	Buzzer signal
53	BEO	OUT	LED ON/OFF signal
54	PNC	OUT	Auditor, count-up signal
55	COPY	OUT	Auditor, copy state signal
56	CA	OUT	Auditor, clear all signal
57	DSR-OP	OUT	Main communication (Send request)
58	CCFT	OUT	Invertor ON/OFF
59	- 19VREM	OUT	LCD-19V ON/OFF
60	5VREM	OUT	LCD 5V ON/OFF
61	LC-RES	OUT	LCD reset signal
62	P67	_	LCD reset signal
63	WAIT	OUT	WAIT signal
64	WR	OUT	Write signal (writing)

## (3) ROM

## ① Outline

- A. Program ROM (IC314)
- B. Data ROM (IC315)
- C. GROM (IC309) for storing graphic data
- D. CGROM (IC305) for storing character data

### 2 Pin arrangement (IC314)



## ③ ROM output signals (IC314)

Pin NO.	IN/OUT	Signal name	Function
1	IN	A15	Address signal
2	IN	A12	Address signal
3 ∂ 10	IN	A7 2 A0	Address signal
11 ∂ 13	OUT	D0 ~ D2	Data signal
14	_	GND	GND (0V)
15 ∂ 19	OUT	D3 ~ D7	Data signal
20	IN	CE	ROM chip enable signal. At LOW (0V), ROM data output enable.
21	IN	A10	Address signal
22	IN	OD	Data output enable signal. At LOW, ROM data are sent to the CPU.
23	IN	A11	Address signal
24	IN	A9	Address signal
25	IN	A8	Address signal
26	IN	A13	Address signal
27	IN	A14	Address signal
28	—	5V	Power source

## (4) Outline of LCD display control operations

- 1 The CPU receives image data from the main body. (Besides, the key LED data are received.)
- ② With the received image data (corresponding to the data ROM address), the character data of the data ROM (corresponding to CG-ROM address) and graphic data (corresponding to G-ROM address) are read.

CG-ROM ..... Character storing ROM


G-ROM ...... Graphic storing ROM

③ The upper address and the lower address of the CG-ROM and the G-ROM corresponding to characters and graphic are written into the image areas of two V-RAM's.

Inversion and blink data corresponding to characters are written into the A-RAM (attribute RAM).

- ④ The LCTC (LCD controller) the LCTC (LCD controller), by using the G-ROM and the CG-ROM, allows to stock image dato of several screens in the V-RAM.
- (5) The read image data are transferred to the LCD unit.
- (6) The LCD contrast is controlled by the thermistor.
- O Communication with the operation  $\ensuremath{\mathsf{PWB}}$
- ⑧ Interfaces the communication between Zaurus and the PCU PWB.

LCD display control section block diagram



## (5) LCD controller (IC322)


			•	
Pin No.	Signal name	In/Out	H/L	Function
1	MD0	IN		Character generation character out data
2	MD1	IN		Character generation character out data
3	MD2	IN		Character generation character out data
4	MD3	IN		Character generation character out data
5	MD4	IN		Character generation character out data
6	MD5	IN		Character generation character out data
7	MD6	IN		Character generation character out data
8	MD7	IN		Character generation character out data
9	MD8	IN		ARAM attribute code data
10	MD9	IN		ARAM attribute code data
11	MD10	IN		ARAM attribute code data
12	MD11	IN		ARAM attribute code data
13	MD12	IN		ARAM attribute code data
14	MD13	IN		ARAM attribute code data
15	MD14	IN		ARAM attribute code data
16	MD15	IN		ARAM attribute code data
17	VCC1			Power (5V)
18	_			
19	_			
20	_			
21	—			
22	LU3	OUT		Image data on LCD
23	LU2	OUT		Image data on LCD
24	LU1	OUT		Image data on LCD
25	LU0	OUT		Image data on LCD
26	М	OUT	Н	LCD drive output AC conversion signal
27	FLM	OUT	н	Timing signal showing start of one frame
28	CL1	OUT	Н	Display data latch signal
29	CL2	OUT	Н	Display data shift signal
30	SK0	IN	Н	Signal to use the IC low speed ROM/RAM when displaying a large screen.
31	SK1	IN	н	Signal to use the IC low speed ROM/RAM when displaying a large screen.
32	VCC2			Power source (5V)
33	DCLK	IN		Reference clock of internal operation of the LCD controller
34	MCLK	OUT		Clock showing the memory cycle
35				
36				
37	GND2			
38	RES	IN	L	Reset signal for the LCD controller
39	CS	IN	L	Signal to make access to the internal register of the LCD controller.
40	RS	IN		Selection of the address register and the data register of the LCD controller.

41       F (WR)       IN       L       from/to the internal register of the LCD controller.         42       R/W (RD)       IN       L       Controls data transmission direction between the CPU and the LCD controller.         43       DB0       Data communication line between the LCD controller and the CPU         44       DB1       Data communication line between the LCD controller and the CPU         45       DB2       Data communication line between the LCD controller and the CPU         46       DB3       Data communication line between the LCD controller and the CPU         47       DB4       Data communication line between the LCD controller and the CPU         48       DB5       Data communication line between the LCD controller and the CPU         49       DB6       Data communication line between the LCD controller and the CPU         50       DB7       Determines whether the character blank is effective or not in the character unit attribute.         51       BLE       IN       Used to specify the image mode.         53       ON/OFF       IN       Used to select the normal display.         54       WDE       IN       Used to select screens.         56       LS       IN       Used to select screens.         56       LS       IN       Used to select screens. <th>Pin No.</th> <th>Signal name</th> <th>In/Out</th> <th>H/L</th> <th>Function</th>	Pin No.	Signal name	In/Out	H/L	Function	
Action         controller.           42         R/W (RD)         IN         L         Controls data transmission direction between the CPU and the LCD controller.           43         DB0         Data communication line between the CPU and the CPU           44         DB1         Data communication line between the LCD controller and the CPU           44         DB1         Data communication line between the LCD controller and the CPU           45         DB2         Data communication line between the LCD controller and the CPU           46         DB3         Data communication line between the LCD controller and the CPU           47         DB4         Data communication line between the LCD controller and the CPU           48         DB5         Data communication line between the LCD controller and the CPU           49         DB6         Data communication line between the LCD controller and the CPU           50         DB7         Data communication line between the LCD controller and the CPU           51         BLE         IN         Used to specify the image mode.           53         ON/OFF         IN         Used to turn on/off the LCD display.           54         WIDE         IN         Used to specify the large screen.           55         D/S         IN         Used to specify the large screen. </td <td>41</td> <td><math>F(\overline{WR})</math></td> <td>IN</td> <td>I</td> <td>Stroke signal for the CPU to read/write</td>	41	$F(\overline{WR})$	IN	I	Stroke signal for the CPU to read/write	
42       R/W (RD)       IN       L       between the CPU and the LCD controller.         43       DB0       Data communication line between the LCD controller and the CPU         44       DB1       Data communication line between the LCD controller and the CPU         45       DB2       Data communication line between the LCD controller and the CPU         46       DB3       Data communication line between the LCD controller and the CPU         47       DB4       Data communication line between the LCD controller and the CPU         48       DB5       Data communication line between the LCD controller and the CPU         49       DB6       Data communication line between the LCD controller and the CPU         50       DB7       Data communication line between the LCD controller and the CPU         50       DB7       Data communication line between the LCD controller and the CPU         51       BLE       IN       Determines whether the character blank is effective or not in the character unit attribute.         52       MODE       IN       Used to specify the image mode.         53       D/Š       IN       Used to specify the large screen.         54       WIDE       IN       Signal to select screens.         56       LS       IN       Used to specify the large screen.		1 (000)		-		
43       DB0       LCD controller and the CPU         44       DB1       Data communication line between the LCD controller and the CPU         45       DB2       Data communication line between the LCD controller and the CPU         46       DB3       Data communication line between the LCD controller and the CPU         47       DB4       Data communication line between the LCD controller and the CPU         48       DB5       Data communication line between the LCD controller and the CPU         48       DB5       Data communication line between the LCD controller and the CPU         49       DB6       Data communication line between the LCD controller and the CPU         50       DB7       Data communication line between the LCD controller and the CPU         51       BLE       IN       Data communication line between the LCD controller and the CPU         51       BLE       IN       Data communication line between the LCD controller and the CPU         53       DNF       IN       Used to provide and the CPU         54       WIDE       IN       Used to specify the image mode.         53       ON/OFF       IN       Used to specify the large screen.         57       AT       IN          58       G/C       IN       Used to specify the large scr	42	R/W (RD)	IN	L	between the CPU and the LCD	
44       DB1       LCD controller and the CPU         45       DB2       Data communication line between the LCD controller and the CPU         46       DB3       Data communication line between the LCD controller and the CPU         47       DB4       Data communication line between the LCD controller and the CPU         48       DB5       Data communication line between the LCD controller and the CPU         48       DB5       Data communication line between the LCD controller and the CPU         49       DB6       Data communication line between the LCD controller and the CPU         50       DB7       Data communication line between the LCD controller and the CPU         51       BLE       IN       Data communication line between the LCD controller and the CPU         51       BLE       IN       Determines whether the character blank is effective or not in the character unit attribute.         52       MODE       IN       Used to specify the image mode.         53       ON/OFF       IN       Used to turn on/off the LCD display.         54       WIDE       IN       Used to specify the image screen.         57       AT       IN       —         58       G/C       IN       Used to specify the large screen.         57       AT       IN       — <td>43</td> <td>DB0</td> <td></td> <td></td> <td></td>	43	DB0				
45       DB2       LCD controller and the CPU         46       DB3       Data communication line between the LCD controller and the CPU         47       DB4       Data communication line between the LCD controller and the CPU         48       DB5       Data communication line between the LCD controller and the CPU         48       DB5       Data communication line between the LCD controller and the CPU         49       DB6       Data communication line between the LCD controller and the CPU         50       DB7       Data communication line between the LCD controller and the CPU         51       BLE       IN       Determines whether the character blank is effective or not in the character unit attribute.         52       MODE       IN       Used to specify the image mode.         53       ON/OFF       IN       Used to select screens.         54       WIDE       IN       Used to select screens.         55       D/S       IN       Used to select the graphic display.         54       Signal to select the graphic display and the character display.       Signal to select the graphic display and the character display.         56       LS       IN       Used to specify the large screen.         57       AT       IN       —         58       G/C       IN	44	DB1				
46       DB3       LCD controller and the CPU         47       DB4       Data communication line between the LCD controller and the CPU         48       DB5       Data communication line between the LCD controller and the CPU         49       DB6       Data communication line between the LCD controller and the CPU         50       DB7       Data communication line between the LCD controller and the CPU         50       DB7       Data communication line between the LCD controller and the CPU         51       BLE       IN       Determines whether the character blank is effective or not in the character unit attribute.         52       MODE       IN       Used to specify the image mode.         53       ON/OFF       IN       Used to select the normal display and the double width display.         54       WIDE       IN       Used to select screens.         56       LS       IN       Used to select the graphic display and the character display.         57       AT       IN       —         58       G/C       IN       Signal to select the graphic display.         59       GND1       —	45	DB2				
47       DB4       LCD controller and the CPU         48       DB5       Data communication line between the LCD controller and the CPU         49       DB6       Data communication line between the LCD controller and the CPU         50       DB7       Data communication line between the LCD controller and the CPU         50       DB7       Determines whether the character blank is effective or not in the character unit attribute.         51       BLE       IN       Used to specify the image mode.         53       ON/OFF       IN       Used to specify the image mode.         53       ON/OFF       IN       Used to specify the image mode.         54       WIDE       IN       Used to select the normal display.         55       D/S       IN       Used to select screens.         56       LS       IN       Used to select screens.         57       AT       IN       —         58       G/C       IN       Signal to select the graphic display and the character display.         59       GND1	46	DB3				
48       DB5       LCD controller and the CPU         49       DB6       Data communication line between the LCD controller and the CPU         50       DB7       Data communication line between the LCD controller and the CPU         51       BLE       IN       Data communication line between the LCD controller and the CPU         51       BLE       IN       Determines whether the character blank is effective or not in the character unit attribute.         52       MODE       IN       Used to specify the image mode.         53       ON/OFF       IN       Used to specify the large mode.         54       WIDE       IN       Signal to select the normal display and the double width display.         55       D/S       IN       Used to specify the large screen.         57       AT       IN       —         58       G/C       IN       Signal to select the graphic display and the character display.         59       GND1       6       RA4       OUT         61       RA3       OUT       Raster address output         62       RA2       OUT       Raster address output         63       RA1       OUT       Raster address output         64       RA0       OUT       Memory address output <tr< td=""><td>47</td><td>DB4</td><td></td><td></td><td></td></tr<>	47	DB4				
49DB6LCD controller and the CPU50DB7Data communication line between the LCD controller and the CPU51BLEINDetermines whether the character blank is effective or not in the character unit attribute.52MODEINUsed to specify the image mode.53ON/OFFINUsed to turn on/off the LCD display.54WIDEINUsed to select the normal display and the double width display.55D/SINUsed to select screens.56LSINUsed to select the graphic display and the character display.59GND1—60RA4OUTRaster address output61RA3OUTRaster address output62RA2OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output <td>48</td> <td>DB5</td> <td></td> <td></td> <td>LCD controller and the CPU</td>	48	DB5			LCD controller and the CPU	
50DB7LCD controller and the CPU51BLEINDetermines whether the character blank is effective or not in the character unit attribute.52MODEINUsed to specify the image mode.53ON/OFFINUsed to turn on/off the LCD display.54WIDEINSignal to select the normal display and the double width display.55D/SINUsed to select screens.56LSINUsed to select the graphic display and the character display.59G/CINSignal to select the graphic display and the character display.59GND160RA4OUTRaster address output61RA3OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA6OUTMemory addr	49	DB6			LCD controller and the CPU	
51BLEINblank is effective or not in the character unit attribute.52MODEINUsed to specify the image mode.53ON/OFFINUsed to turn on/off the LCD display.54WIDEINSignal to select the normal display and the double width display.55D/SINUsed to specify the large screen.56LSINUsed to specify the large screen.57ATIN—58G/CINSignal to select the graphic display and the character display.59GND1—60RA4OUTRaster address output61RA3OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory addr	50	DB7			LCD controller and the CPU	
53       ON/OFF       IN       Used to turn on/off the LCD display.         54       WIDE       IN       Signal to select the normal display and the double width display.         55       D/S       IN       Used to select screens.         56       LS       IN       Used to select screens.         57       AT       IN       —         58       G/C       IN       Signal to select the graphic display and the character display.         59       GND1       —         60       RA4       OUT       Raster address output         61       RA3       OUT       Raster address output         62       RA2       OUT       Raster address output         63       RA1       OUT       Raster address output         64       RA0       OUT       Raster address output         65       MA15       OUT       Memory address output         66       MA14       OUT       Memory address output         68       MA12       OUT       Memory address output         69       MA11       OUT       Memory address output         70       MA10       OUT       Memory address output         71       MA9       OUT       Memory	51	BLE	IN		blank is effective or not in the	
54WIDEINSignal to select the normal display and the double width display.55D/SINUsed to select screens.56LSINUsed to specify the large screen.57ATIN—58G/CINSignal to select the graphic display and the character display.59GND1—60RA4OUTRaster address output61RA3OUTRaster address output62RA2OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output79MA1OUTMemory address output	52	MODE	IN		Used to specify the image mode.	
54WIDEINthe double width display.55D/SINUsed to select screens.56LSINUsed to specify the large screen.57ATIN—58G/CINSignal to select the graphic display and the character display.59GND1—60RA4OUTRaster address output61RA3OUTRaster address output62RA2OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output79MA1OUTMemory address output	53	ON/OFF	IN		Used to turn on/off the LCD display.	
56LSINUsed to specify the large screen.57ATIN—58G/CINSignal to select the graphic display and the character display.59GND1—60RA4OUTRaster address output61RA3OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA3OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output79MA1OUTMemory address output79MA1OUTMemory address output	54	WIDE	IN		Signal to select the normal display and the double width display.	
57ATIN—58G/CINSignal to select the graphic display and the character display.59GND1—60RA4OUTRaster address output61RA3OUTRaster address output62RA2OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA3OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output79MA1OUTMemory address output	55	D/S	IN		Used to select screens.	
58G/CINSignal to select the graphic display and the character display.59GND1-60RA4OUTRaster address output61RA3OUTRaster address output62RA2OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA3OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output79MA1OUTMemory address output	56	LS	IN		Used to specify the large screen.	
SoS/CINand the character display.59GND160RA4OUTRaster address output61RA3OUTRaster address output62RA2OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA3OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	57	AT	IN		—	
60RA4OUTRaster address output61RA3OUTRaster address output62RA2OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA3OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output79MA1OUTMemory address output	58	G/C	IN			
61RA3OUTRaster address output62RA2OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	59	GND1				
62RA2OUTRaster address output63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	60	RA4	OUT		Raster address output	
63RA1OUTRaster address output64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	61	RA3	OUT		Raster address output	
64RA0OUTRaster address output65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output79MA1OUTMemory address output	62	RA2	OUT		Raster address output	
65MA15OUTMemory address output66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	63	RA1	OUT		Raster address output	
66MA14OUTMemory address output67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	64	RA0	OUT		Raster address output	
67MA13OUTMemory address output68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output79MA1OUTMemory address output	65	MA15	OUT		Memory address output	
68MA12OUTMemory address output69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	66	MA14	OUT		Memory address output	
69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	67	MA13	OUT		Memory address output	
69MA11OUTMemory address output70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	68	MA12	OUT		Memory address output	
70MA10OUTMemory address output71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	69	MA11	OUT			
71MA9OUTMemory address output72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	70					
72MA8OUTMemory address output73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output	-				, ,	
73MA7OUTMemory address output74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output		MA8				
74MA6OUTMemory address output75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output				<u> </u>		
75MA5OUTMemory address output76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output						
76MA4OUTMemory address output77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output						
77MA3OUTMemory address output78MA2OUTMemory address output79MA1OUTMemory address output						
78         MA2         OUT         Memory address output           79         MA1         OUT         Memory address output				<u> </u>		
79 MA1 OUT Memory address output						
	-					
80 MA0 OUT Memory address output						

## 6. DC power circuit

#### (1) Block diagram

This power circuit is composed of the main section and the copy lamp section. The AC power is rectified by the main section, and switching-transformed by the DC/DC convertor, and rectified and smoothed again to provide DC power voltages of the loads. The copy lamp section directly rectifies the AC power, which is then switching-transformed by the DC/DC convertor to provide the output voltage to change the lamp light quantity.






Fig. 1 Block diagram

## (2) Circuit description

#### 1 Main circuit

#### a. Noise filter circuit

The noise filter circuit of the DC power is composed of L as shown in the figure below. It reduces the normal mode noises which come from the AC line.

The normal mode noises are noises which are overlapped in the AC line or the output line, and are attenuated by L701.




Fig. 2 Noise filter circuit

#### b. Rush current limit circuit

Since the AC power is directly rectified, without this circuit, en extremely great rush current would be generated by the charging current flowing to the smoothing capacitors (C707, C708) and the switch contact would be deteriorated.

To prevent against this, the circuit composed as follows is inserted between the rectifier diode (D701) and the smoothing capacitors (C707, C708) to limit the rush current. When the power is supplied, a charging current flows through R702 and FA701 to the smoothing capacitor so that the current at supplying the power is limited to 30A or less. (Fig. 3, Fig. 4)

After that, the smoothing capacitor voltage rises to operate the invertor circuit. Then the voltage generated in the convertor transformer triggers the triac (TR701) to ON. Therefore, in the normal operation, a current flows through TR701 and does not flow through T702 and FA701.




Fig. 3 Rush current limit circuit




Fig. 4 Rush current

#### c. Rectifying/smoothing circuit

In this circuit, he AC voltage (50/60Hz) is rectified by the rectifier diode (D701) and smoothed by the smoothing capacitors (C707, C708). The solid line and the dotted line in the figure below show the flowing path of the charging current.





Fig. 5 Rectifying/smoothing circuit

#### d. Invertor circuit (Forward convertor)



#### Fig. 6 Invertor circuit

In the forward convertor system, the FET (Q701, Q702) connected in series to the convertor transformer (T701) performs the ON/OFF switching operation. When in ON, energy is supplied to the secondary side through the convertor transformer. The DC current of the smoothing circuit is converted into the switching pulses by switching operation of the FET controlled by the single from the control circuit, and a high frequency power is supplied to the secondary side.

The solid line in the figure shows the current when the FET is turned on, and the dotted line shows the closed loop of the snubber circuit which absorbs a counter electromotive force generated in the convertor transformer.




Fig. 7 Invertor operation waveform

#### e. Secondary side rectifying/smoothing circuit (24V, 38V series)

The voltage of the high frequency pulses generated by the invertor circuit is dropped by the convertor transformer (T701), rectified by the diode, and smoothed by the choke coil (L715) and the electrolytic capacitors (C725 in 38V series, C731 and C732 in 24V series).




Fig. 8 rectifying/smoothing circuit

#### f. Control circuit

This circuit employs the power MOS FET as the switching element and the PWM control (Pulse Width Modulation) system by the primary side control. Therefore, the output in the secondary side (24V series) is detected by the output voltage detecting circuit, and the detected signal is fed back to the control IC (IC701) through the photo coupler (PC701) to change the pulse width of the switching FET in the primary side invertor circuit, stabilizing the output voltage.

#### g. Overcurrent protection circuit

The  $\bigcirc$  line of the primary side is connected to the detecting resistor of the primary side current. When an overcurrent is generated, the current in the switching FET (Q701, Q702) is detected and a signal is sent to the control IC (IC701) to reduce the ON pulse width of the switching FET to reduce the output voltage. In this circuit, the switching FET is intermittently operated.




Fig. 9 Overcurrent protection circuit

#### h. Series regulator circuit (-5.2V series, -20V series)




Fig. 10 Series regulator circuit (-5.2V)






Fig. 11 Series regulator circuit (-20V)

This is also called the dropper system. The high frequency pulses from the choke coil (L715) are rectified and smoothed, and the voltage is dropped by the regulator IC to stabilize.

#### i. Chopper regulator circuit (5V series, 12V series)





#### Fig. 12 IC705 (IC706) block diagram

The switching frequency is determined by the CR connected to the IC705 (IC706) 5pin and 6pin, and triangle waveforms of about 50KHz are generated.

The output voltage of the output voltage detecting circuit and the reference voltage (5V) at IC705 (IC706) 14pin are inputted to the error amplifier in each IC to control ON/OFF time of the output transistors TR1 and TR2 (PWM control), driving the switching FET Q706 (Q708) and stabilizing the output voltage.






Fig. 13 Switching waveform of each section










Fig. 15 Waveform of each section

#### k. Overvoltage protection circuit

When each output (excluding -5.2V and -20V series) becomes an overvoltage, the over voltage protection circuit of each output transmits a signal through the photo coupler (PC702) to the primary side control circuit, and the invertor operation is stopped by stopping the switching operation of IC701, preventing each output voltage from rising.

The operation is of latch system. After removing an overvoltage, apply the AC power to reset.





#### I. Overheat protection circuit

The power unit is forcibly cooled by the cooling fan. In case of an abnormally high temperature due to the fan trouble, the temperature of the convertor transformer (T701) is detected by the temperature fuse (F710) to stop the switching operation of the power.

To reset, remove the abnormality and replace the fuse.




Fig. 17 Overheat protection circuit

#### [Waveform of each section]

Condition: Input 100V, 50Hz rated load




Fig. 18 Q701(Q702) drain-source voltage waveform




Fig. 19 Q706 drain-source voltage waveform





Fig. 20 Q708 Drain-source voltage waveform



#### Fig. 21 FW signal waveform




Fig. 22 IC7055 Pin OSC waveform




Fig. 23 IC7065 Pin PSC waveform





#### 2 Copy lamp (CL) section

#### a. Noise filter circuit

Similarly to the main section, the noise filter circuit is composed of L and C as shown in the figure below. It reduces the normal mode noises and the common mode noises which come from the AC line.




Fig. 32 Noise filter circuit

#### b. Rush current limit circuit

Similarly to the main section, the circuit shown below limits the rush current which flows into the smoothing capacitor (C792) when the power is supplied.




Fig. 33 Rush current limit circuit

#### c. Rectifying/smoothing circuit

Similarly to the main section, the AC voltage of 50Hz (60Hz) is rectified by the rectifier diode (D760) and smoothed by the smoothing capacitor (C792). The solid line and the dotted line show the path of the charging current to C792.




Fig. 34 Rectifying/smoothing circuit

#### d. Invertor circuit (Chopper regulator circuit)





Fig. 35 IC712 block diagram



After rectifying and smoothing the AC power, the copy lamp voltage is stabilized by the voltage-fall type chopper circuit (same as the chopper in the main section).

The switching frequency generates triangle waveforms of about 50KHz by CR connected to IC712 5pin and 6pin.




Fig. 36 Switching waveform in each section

#### e. Overvoltage protection circuit

When an overvoltage is generated in the copy lamp section, it is detected by the overvoltage detection circuit to turn off the power relay (S701) to stop the operation of the copy lamp.

The operation is of the latch system. After removing the overvoltage, supply the AC power to reset.




Fig. 37 Overvoltage protection circuit

#### f. CLCON signal

The CL voltage is varied by the CLCON signal (PWM). The relationship between the CLCON signal and the CL voltage is as shown in the figure below.




Fig. 38 CL voltage ~ CLCON duty





Fig. 39 CLCON signal

#### g. CLMON signal

This signal monitors the CL output voltage. ON (lighted) at HIGH, and OFF at LOW.



#### h. CLPR signal

This signal controls the power relay (S701) in the AC input section. ON at HIGH, and OFF at LOW. When the CL voltage becomes an overvoltage, the power relay is turned off even through the CLPR is LOW.





Fig. 45 Q714 drain-source voltage waveform

## [10] RADF ELECTRICAL SECTION

## 1. General

This circuit controls feeding, stopping, and reversing of the document. It is composed of sensors, switches, the circuit which processes signals from the copier PPC, the circuit which drives motors, solenoids, and clutches, the CPU, the G/A and its peripheral circuits.

## 2. Block diagram



## 3. Operations

#### A. Sensor input circuit

#### [a] Document timing sensor (DTD)

The document timing sensor is a reflection type sensor, and the LED and the photo transistor are integrated into one. Infrared light emitted from the LED is reflected by the mirror on the opposite side, and the reflected light enters the photo transistor to increase the photo current in the photo transistor, detecting "No document."

On the other hand, if there is an document between the LED and the mirror, there is no reflection from the mirror. Therefore the photo current does not increase and the document is detected.

This circuit is also provided with the automatic adjustment function.

The LED cathode is connected to the voltage-current conversion circuit composed of the operation amp (IC13), Q3, and R94. The current value is controlled with the D-A output (analog voltage output) from the CPU. That is, the operation is made so that the CPU D-A output value (IC11-67 pin) is equal to IC13 2 pin input voltage (the voltage drop of LED current by R94).

When, therefore, the D-A output value is changed, the current value is also changed.


On the other hand, the photo current of the photo transistor is converted into a voltage value by load resistor R95, and is inputted to IC9 4 pin and the CPU 57 pin through the noise filter composed of R10 and C19.

R78, R80, R45, and IC9 form a voltage comparator, which compares the input voltage from the sensor with the threshold voltage (about 2V) generated by dividing +24V with R78 and R80.

When the sensor input voltage exceeds the threshold voltage, the output of IC9 2pin turns LOW, being inputted to the CPU 72 pin as "No document" signal.

The CPU 57 pin is an A-D input pin, which converts an analog voltage into a digital value inside the CPU. Since the sensitivity of a sensor generally varies, it is automatically adjusted with the sensitivity at "No document" as the reference voltage. That is, the sensor voltage at "No document" is A-D inputted to change the D-A output voltage, varying the LED current (LED light intensity) and controlling by the CPU so that the sensor voltage is the specified constant level.

The D-A output value at that time is unique to every machine, and is stored in the EEPROM (IC3).



Original timing sensor input circuit

#### [b] Document feed sensor (DFD)

The document feed sensor is a reflection type sensor, and the LED and the photo transistor form a pair. Infrared light emitted from the LED is reflected by the mirror on the opposite side, and the reflected light enters the photo transistor to increase the photo current in the photo transistor, detecting "No document."

On the other hand, if there is an document between the LED and the mirror, there is no reflection from the mirror. Therefore the photo current does not increase and the document is detected.

This circuit is also provided with the automatic adjustment function.

The LED cathode is connected to the voltage-current conversion circuit composed of the operation amp (IC13), Q3, and R94. The current value is controlled with the D-A output (analog voltage output) from the CPU. That is, the operation is made so that the CPU D-A output value (IC11-68 pin) is equal to IC13 5 pin input voltage (the voltage drop of LED current by R93).

When, therefore, the D-A output value is changed, the current value is also changed.


On the other hand, the photo current of the photo transistor is converted into a voltage value by emitter resistor R66, and is inputted to IC9 6 pin and the CPU 56 pin through the noise filter composed of R101and C14.

R79, R81, R46, and IC9 form a voltage comparator, which compares the input voltage from the sensor with the threshold voltage (about 2V) generated by dividing +24V with R79 and R81.

When the sensor input voltage exceeds the threshold voltage, the output of IC9 1pin turns LOW, being inputted to the CPU 73 pin as "No document" signal.

The CPU 56 pin is an A-D input pin, which converts an analog voltage into a digital value inside the CPU. Since the sensitivity of a sensor generally varies, it is automatically adjusted with the sensitivity at "No document" as the reference voltage. That is, the sensor voltage at "No document" is A-D inputted to change the D-A output voltage, varying the LED current (LED light intensity) and controlling by the CPU so that the sensor voltage is the specified constant level.

The D-A output value at that time is unique to every machine, and is stored in the EEPROM (IC3).



Original feed sensor input circuit

#### [c] Reverse sensor (RDD)

The reverse sensor is a reflection type sensor, and the LED and the photo transistor are integrated into one. Infrared light emitted from the LED is reflected by the mirror on the opposite side, and the reflected light enters the photo transistor to increase the photo current in the photo transistor, detecting "No document."

On the other hand, if there is an document between the LED and the mirror, there is no reflection from the mirror. Therefore the photo current does not increase and the document is detected.

This circuit is also provided with the automatic adjustment function.

The LED cathode is connected to the circuit composed of R107, R108, and Q17. A high level or a low level input is passed to the base of Q17 to vary the LED light quantity.

The base of Q17 is connected to the CPU 49 pin. When the CPU outputs a low level signal, Q17 is turned off and all forward current in the LED flows through R108.

On the contrary, when the CPU outputs a high level signal, Q17 is turned on and the forward current in the LED flows through R108 and R107 in parallel. That is, the forward current in the LED is doubled, increasing the light quantity.

On the other hand, the output voltage of the photo transistor is inputted through the noise filter composed of R32 and C20 to IC9 10 pin.

IC9 and R48 form a voltage comparator, which compares the sensor output voltage inputted to 10 pin and the threshold voltage inputted to 11 pin.

When the sensor output voltage is lower than the threshold voltage, the output at IC9 13 pin turns HIGH and the "document present" signal is inputted to the CPU (IC11) 75 pin.

Since the sensitivity of a sensor generally varies, it is automatically adjusted with the sensitivity at "No document" as the reference voltage. That is, the sensor voltage at "No document" is reduced into 1/3 by R74 and R63 and inputted to the CPU 58 pin.

At that time, the base of Q17 is at LOW level and the light quantity of the LED is kept low. The CPU 58 pin is an A-D input pin, which allows conversion of an analog voltage into a digital voltage in the CPU. When the sensor output voltage inputted to the CPU is in the range of  $1V \sim 4.5V$ , the gate array outputs from 18 pin the PWM signal of the duty corresponding to the voltage inputted to the CPU 58 pin.

The PWM signal is inputted to the integral circuit composed of R31 and C46 and converted into an analog voltage to be inputted to IC14 3 pin.

The converted analog output is the same as the sensor output voltage inputted to the CPU.


C22, R7, R6, and IC14 form a non-reverse amplifier, which amplifies the analog voltage inputted to IC14 3 pin to be double and outputs from 1 pin.

The output voltage is inputted to IC9 11pin as the threshold voltage, and compared with the sensor output voltage. That is, the threshold value is set to 2/3 of the HIGH level of each sensor output. When the sensor output voltage inputted to the CPU 58 pin is lower than 1V, the gate array 18 pin outputs a HIGH level signal to increase light quantity of the LED. If the output voltage is increased to the range of  $1V \sim 4.5V$  by this, the threshold value setting similar to the above is performed.

If the sensor output voltage remains lower than 1V even though the light quantity of the LED is increased, it is judged as a sensor error.

If the sensor output voltage inputted to the CPU 58 pin is greater than 4.5V, the threshold value cannot be set and it is judged as a sensor error.

The set threshold voltage and the logic of CPU 49 pin when setting are unique to each machine and stored in the EEPROM (IC3).




Reverse sensor input circuit

#### [d] Paper feed motor rotation sensor (DFMRS)

This sensor senses rotation of the paper feed motor, and is composed of the photo interrupter built in the amplifier and the slit disc attached to the motor shaft. The pulse signals corresponding to the motor speed are obtained, the motor rotation speed is sensed from the frequency of the pulse signals, and the motor rotation amount is sensed by counting the pulse numbers.

The input section of signals is a noise filter composed of R55, C24, and Schmidt trigger invertor, which processes signals.



Paper feed motor rotation sensor input circuit

#### [e] Tray document size sensor, volume circuit

This circuit senses the document size on the tray, and its sensor section is built in the tray.


The document width is sensed by the slide volume (DWVR), and the document length is sensed by the two photo interrupters (DLS1, DLS2). (Only DSL1 for AB series)

The DWVR varies the resistance of the variable resistor with the lever attached to the document guide, and the variation is sensed as the voltage value.

The signal is analog-inputted to the CPU A-D input pin (IC11 59 pin). On the other hand, DSL1 and DSL2 use the photo interrupter which is integrated with the light emitting diode and the photo transistor. When there is an document, the lever-type actuator interrupts the optical path. The signal is inputted through the noise filter to the CPU.

DSL1: IC11 62 pin DSL2: IC11 63 pin


The document end sensor (DED) which senses the third document also uses a photo interrupter, and the signal is inputted through the noise filter to the CPU (IC11 78 pin).



Tray original size sensor circuit

#### [f] Document set sensor (DSS)

The DSS uses a photo interrupter which is integrated with a light emitting diode and a photo transistor. The signal is passed through the noise filter composed of R23, C16, and Schmidt trigger invertor (IC4) to the gate array (IC7 53 pin), then passed through the data bus to the CPU.



Original set sensor input circuit

#### [g] Document width sensor (DWS)

The DWS uses a photo interrupter which is integrated with a light emitting diode and a photo transistor. When there is an document, the lever-type actuator interrupts the optical path.


The circuit composed of Q12, R100, R29, and R47 is the connector disconnection sense circuit. When the connectors are not disconnected, the base voltage (5V) of Q12 is divided by R100 and the LED of the photo interrupter to be about 1.2V, conducting the transistor.

At that time, the photo transistor is turned off under "paper empty" state, and the collector current of Q12 flows into R47.

Therefore, the signal DWS turns HIGH by the value (about 4.5V) obtained by dividing +5V with R49 and R47. When in "Paper present," the photo interrupter turns ON and the collector current of Q12 flows into the photo interrupter. As a result, signal DWS turns LOW.

On the other hand, when a connector is disconnected, the base voltage of Q12 becomes +5V, turning off the transistor. Therefore, signal DWS turns LOW and it is judged as "Paper present."

Signals are inputted through the noise filter composed of R33 and C21 to the gate array (IC7 54 pin).



#### Original width sensor input circuit

#### [h] Open/close switch (AUOD, FGOD, TGOD) input circuit

This circuit senses open/close of the ADF unit, the paper feed guide, and the reverse guide, and is connected with three microswitches. Any switch is closed when its open/close section is closed.


The FGOD directly opens/closes the power to the paper feed motor and the paper feed solenoid. If the FGOD is not closed, the power is not supplied to the paper feed motor and the paper feed solenoid.

The AUOD and the TGOD are connected in series to +24V, and directly close the power to the drive sections except for the paper feed motor and the paper feed solenoid. That is, the power is supplied to the drive sections except for the paper feed motor and the paper feed solenoid only when the two switches (AUOD, TGOD) are closed.

When the paper feed guide open/close switch is turned on, +24V is applied to the cathode of ZD7, supplying the base current to Q8, conducting Q8, supplying an open/close signal (a close signal in this case) to IC7 57 pin.

Operations in the other open/close switch circuits are the same as above, and each open/close signal is inputted to IC7.

R44 and C40 form a snubber circuit which absorbs an induced voltage generated when the open/close switch is opened during rotation of the DC motor.




Open/close switch input circuit

#### B. Solenoid drive circuit

#### [a] Paper feed solenoid (DFSOL), reverse solenoid (DRSOL) drive circuit

This circuit drives the weight plate which presses the bundle of documents on the tray, the paper feed solenoid which drives the paper feed section shutter, and the reverse solenoid which drives the reverse guide to lead an document to the reverse path when reversing. The basic composition is the same. The drive signal (ON at HIGH) from the gate array is inputted to the gate of FET (Q14, Q15).

The ON duty of the drive signal can be varied from 0 to 100% (255 steps). The frequency, however, is 20kHz.



Solenoid drive circuit

#### C. Other circuit

#### [a] EEPROM (IC3) circuit

This circuit serves as a memory to save the sensitivity data of the reflection type sensors, the adjustment values such as the document set position on the document table, and the counter values such as the number of documents passed. Data communication with the CPU (IC11) is performed with the 3-wire serial interface.


The saved data are maintained even when the power is turned off.

IC3 1 pin is the chip select pin, which is driven to HIGH when data communication is performed.

2 pin is the serial lock pin, and the serial data are transmitted in synchronization with the clock inputted to this pin.

3 pin is the input pin of serial data from the CPU. 4 pin is the output pin of serial data from IC3.

D1, R50, and C1 form a circuit which keeps the power of IC3 at a constant level even when a sudden power drop occurs during data writing.



**EEPROM** circuit

#### [b] Reset circuit

This circuit generates reset signals for the CPU and the external G/A, and is composed of IC6 and its peripheral circuits.


IC6 is provided with the reset function activated when the power is turned on and when the power falls below +5V.

The reset state is maintained until a certain time passes from when the power voltage reaches about 4.3V after supplying the power. The reset maintaining time depends on the capacity of C9.

This circuit is also provided with the watch-dog timer function.

The watch-dog timer is built in the G/A (IC7) and is operated when RES2 turns HIGH. It monitors hung-up or other abnormalities of the CPU. RES2 is reset for the watch-dog timer in the G/A, and is separated from the CPU and RES1 of the G/A by D2. Therefore, the CPU reset and the G/A RES1 do not turn HIGH prior to RES2.

For monitoring, data (initial values) are written from the CPU to the G/A once for every 5ms. (Resetting to the initial values every 5ms.) The data are counted down inside the G/A. Since the values are reset to the initial values every 5ms, the count normally does not fall to zero. If, however, a hung-up of the CPU occurs, the data are not reset to the initial values, and the counter becomes zero. At that time, resetting is performed from the G/A to the CPU and the G/A (RES1), and retry is performed until the CPU is resumed.



Reset circuit

#### [c] Paper feed motor (DFM) drive circuit

This circuit controls the paper feed motor rotation and stop and the rotating direction. It is composed of the G/A (IC7) and the exclusive hybrid IC (IC10), etc.

The motor rotation, stop, and rotating direction are controlled by the combination of binary logics inputted to the G/A through the data bus from the CPU.

This provides control signals to the G/A 65 ~ 68 pins.

The G/A 65 pin and 66 pin are for the PWM output for speed control. (Normal rotation, 65 pin; reverse rotation, 66 pin)


These signals are inputted to IC10.

IC 10 is a hybrid IC including 4 power MOSFET's, and drives the motor by taking the G/A output 65 ~ 68 pins.

The motor operates as follows by the combination of 25 ~ 28 pins.

_	65	66	67	68
Before start	0	0	0	0
CCW	0	PWM	1	0
CW	PWM	0	0	1
Brake	0	0	1	1

In the brake mode, the both terminals of the motor are shorted, generating a great braking torque to stop the motor.



Paper feed motor drive circuit

#### [d] Transport motor (DTM) drive circuit

This circuit controls the transport motor rotation/stop, the rotating direction, and the motor current. It is composed of the CPU (IC11), the constant current chopper system driver IC (IC8), and the G/A (IC7).

The motor rotating speed and the rotating direction are controlled with the stepping motor drive excitement pattern signals from the CPU ( $12 \sim 15$  pins).

The PWM (20KHz) signal from the G/A (17 pin) is divided and integrated by R113, bR116, and C39 to be converted into a constant voltage, which is inputted to IC8 (9 pin, 11 pin) to set the motor current value.

By varying the PWM signal duty, a desired motor current value can be obtained.


#### [e] Reverse motor (DRM) drive circuit

This circuit controls the reverse motor rotation/stop, the rotating direction, and the motor current, and is composed of the CPU (IC11), the constant-current chopper system driver IC (IC12), and the G/A (IC7).

The motor rotating speed and the rotating direction are controlled with the stepping motor drive excitement pattern signals from the CPU (16 ~ 19 pins).

The PWM (20KHz) signal from the G/A (16 pin) is divided and integrated by R112, bR114, and C37 to be converted into a constant voltage, which is inputted to IC12 (9 pin, 11 pin) to set the motor current value.

By varying the PWM signal duty, a desired motor current value can be obtained.



Transport motor/reverse motor drive circuit

#### [f] Paper feed motor (DFM) current limiting circuit

This circuit limits the motor start current to a constant level, and is composed of the resistor for detection of the current value and the voltage comparator.

The negative voltage side of the paper feed motor is connected to the; pickup resistor composed of R97, R98, and R99, which converts the current flowing in the driver circuit into a voltage value.


The converted voltage value is compared with the reference voltage by IC9 comparator.

The reference voltage is obtained by dividing the zenor voltage generated from R84 and ZD2 with R39 and R67. It is about 0.3V. When the converted voltage value exceeds the reference voltage (about 2.8A in the current value), IC9 14 pin turns LOW and the signal is inputted to the G/A 62 pin, interrupting +24V supply to the motor. As a result, the current value is limited.

When the converted value falls below the reference value, +24V is supplied again to resume conduction to the motor.

Since the operating current of this circuit is considerably great,

it operates only when starting the motor and does not operate in the normal state.



Paper feed motor current control circuit

#### [g] Rush current limiting circuit


This circuit limits a rush current which flows into the current generation capacitors (C53, C54) in the transport motor (DTM)/reverse motor (DRM) drive circuit, and is composed of the limiting resistor and the FET which allows to flow a constant current.

After closing the ADF open/close switch (AUOD) and the reverse guide open/close switch (TGOD) and until the cathode voltage of ZD3 reaches 16V, the base current is not supplied to Q10, which is kept OFF, driving IC4 3 pin HIGH.

At that time, the base current of Q9 is not supplied to turn off Q9, turning off Q3, flowing a current through R92.

On the other hand, when the cathode voltage of ZD3 exceeds 16V, the base current of Q10 flows to conduct the transistor, turning on Q13. As a result, the current which was flowing through R92 flows through Q13 to cancel current limiting.

R25 is the discharging resistor which discharges electric charge in C53 and C54 when the ADF open/close switch (AUOD) or the reverse guide open/close switch (TGOD) is opened.




Rush current prevention circuit

## [11] DESK UNIT ELECTRICAL SECTION

## 1. Outline

This circuit controls paper feed to the copier body, and is composed of sensors, switches, the circuit to interface with the copier, the circuit to drive motors, clutches, and solenoids, the CPU, and its peripheral circuits.

## 2. Block diagram



## 3. Operational descriptions


#### (1) Sensors/detectors input circuit

#### A. Paper pass sensors (PPS0 ~ PPS2, EMP) input circuit

The paper pass sensors are positioned in the paper transport path and used to detect paper pass. They are reflection type sensors. A sensors is composed of an LED and a photo transistor. Infrared light radiated from the LED is reflected by the paper and passed to the photo transistor, increasing the photo current in the photo transistor to detect paper pass/reach.

Paper pass sensors 0, 1, and 2 and the empty sensor are of the same circuit composition. In the following, paper pass sensor 0 (PPS0) is described.

The LED in the sensor is pulse-lighted. The pulse is generated by the CPU timer, and open-collector-outputted by Q13.1. R9 is the current limit resistor of the LED. When there is the paper just below the sensor, the pulse-lighted infrared light is reflected and passed to the photo transistor. Consequently the photo current in the photo transistor increases and flows through R18. As a result, the voltage at section ① is varied in proportion to the greatness of the incident light. IC10.5 converts this voltage into the digital signals at the threshold voltage (about 3V). When the input voltage of IC10.5 is lower than the threshold voltage, it is judged as paper empty; when greater than the threshold voltage, judged as paper present. Because it is reversed by IC10, when the CPU input is LOW (0V), paper present; and when HIGH (5V), paper empty. The input signal is inputted in the pulse state because the LED is pulse-lighted. The CPU takes this signal in synchronization with the ON/OFF timing of the LED.






#### B. Level sensor/limit sensor (LS1, 2, LMS1, 2) input circuit

To lift the paper in the paper tray 3 to the proper height, the lift up motor is rotated to lift the bundle of paper. At that time, the level sensor (photo interrupter) detects the paper level and the limit sensor detects the upper limit of the lift up operation. The shield plate provided at the pickup roller which is in contact with the paper surface operates in synchronization with the up-down movement of the paper. The position of the shield plate is detected by the photo interrupter. There are two sets of the lift up mechanism, each of which has the level sensor and the limit sensor. The limit sensor controls stop of the lift up motor as well as that the CPU detects the upper limit. (For details, refer to the descriptions on the lift up motor drive circuit.)

The level sensor and the limit sensor are of the same circuit composition. In the following, level sensor 1 (LS1) is described.

The photo interrupter is composed of the LED and the photo transistor (open-collector output). The LED is always lighted by the current limited by R1 in the interface PWB. When the shield plate enters the slit in the interrupter, infrared light from the LED is shielded to turn off the photo transistor (output high impedance). At that time, the LSI signal is driven HIGH (5V) by R1 in the control PWB. When the shield plate is not fitting with the slit, the photo transistor turns on to drive the LS1 LOW (0V). R5 is the input protection resistor of the IC8 1pin. The IC8.1 rectified the waveform of the input signal. Besides, waveform rectification is made only for level sensors 1 and 2, and the signals of limit sensors 1 and 2 are directly inputted to the CPU.





#### C. Lift motor rotation sensor (E1CLK, E2CLK), remaining amount sensor (RESTR,F), side sensor input circuit

The lift motor rotation sensor senses rotation of the lift motor, and it is composed of the slit disc attached to the rotating shaft of the lift motor and the photo interrupter. When the motor rotates, pulse signals are provided by the sensor. The remaining amount sensor senses the remaining amount of paper in the paper tray 3, and is composed of the photo interrupter and the shield plate provided with the mechanism which operates with the height of the lifter plate of the paper tray 3. The table below shows the truth table of the remaining amount sensor. The side sensor senses open/close of the cover which removes paper jams in the paper transport path.

The circuit compositions of the rotation sensor, the remaining amount sensor, and the side sensor are the same as that of the limit sensor as shown in (b).


Remaining amount sensor

	Paper remaining amount: 0 ~ 750 sheets	Paper remaining amount: 750 ~ 1500 sheets		
REST1, 2	Shield plate ON	Shield plate OFF		
	Signal level LO (0V)	Signal level HIGH (5V)		

#### D. Resist sensor (RSEN1, 2) input circuit

The resist sensor is the photo transistor positioned in front of the roller which is in the transport path of paper discharged from the paper tray 3 and the paper tray 2, and is provided with the lever. The transported paper pushes the lever to move it off the sensor slit, and the paper arrival is detected. RSEN1 and TSEN2 are of the same circuit composition. The following description is made on RSEN1.

The photo interrupter is composed of the LED and the photo transistor (open-collector output). A current limited by R25 flows through the LED, which is always lighted. When the lever enters the photo interrupter slit, the infrared light from the LED is shielded to turn off the photo transistor (output high impedance). At that time, the signal of RSEN1 becomes HIGH (5V). When the lever is off the slit, the photo transistor is turned on to drive the signal of RSEN1 LOW (0V). R70 and C15 form a noise filter. IC8.4 rectifies the input waveform.




SEN1 input circuit

#### E. Size switch (SIZESW) input circuit

This is a 3-contact slide switch to switch the paper size (A4, B5, LTR) of the paper tray 3, and is attached to the frame on the left side of the front. The signals are from three lines, and they are HIGH (5V) when ON. The signals of three lines are converted into 2bit by IC6.2, 3. R16, 17, and 21 are pull-down resistors and R22, R23, and R24 are the input protection resistors for IC6.

The truth table is shown in the table below.


	P67	P66	CN9-2	CN9-3	CN9-4
B5	Hi	Lo	Hi	Lo	Lo
A4	Hi	Hi	Lo	Hi	Lo
Letter	Lo	Hi	Lo	Lo	Hi




**SIZES** input circuit

#### F. Open/close switch (F/LSW) input circuit

This circuit is composed of the microswitch which detects open/close of the paper tray 3 and the mechanism to press the switch. When the tray is closed, the switch is turned on. When the tray is opened, the switch is turned off. When the switch is turned on, +24V is applied to the cathode of ZD2 to supply current to the base of Q9, turning on Q9 and driving F/LSW signal LOW (0V).





#### G. Paper tray 2 sensor, switch input circuit

#### (UCSS1 ~ 4, LUD1, PED2, PFNUD) and input port expansion IC (IC11)

The paper size select switches (UCSS1  $\sim$  4) detect the size of paper in the paper tray 2. The paper surface sensor (LUD1) is the photo interrupter which forms the signal to control the hopper motor which lifts paper to the feeding level. The sensor (PED2) is the photo interrupter which detects presence of paper. They are composed of the lever and the photo interrupter. These sensors and switches are positioned in the paper tray 2. The pull-up resistor is used to determine the signal logic, and the resistor connected in series is for protection of the IC11.


These signals (excluding PFNUD) and the side sensor (SIDE) and the desk open/close sensor (F/LSW) are taken into the IC11 input port. The IC11 converts parallel input signals into serial signals and outputs them in synchronization with CLK. The CPU P32 outputs CLK to the IC11 CLK input pin.

The IC11 latches the parallel input signal at falling of the S/L pin and outputs signals of sensors from the 0h pin in synchronization with CLK. The serial signal is taken into the CPU input pin and used as a sensor signal in the CPU.

#### (2) Drive system control circuit

#### A. Paper transport motor speed control circuit (HMOT)

This circuit controls the DC brushless motor which transports paper, and is composed of the pulse generating circuit which allows the CPU to recognize the motor speed and the motor drive circuit which drives the motor by the PWM output according to the pulse (PLS). The motor is composed of the PWB and the rotor. The PWB is provided with the pulse (PLS) generating circuit and the drive circuit. The PWM output is supplied from the CPU. The interface between the CPU PWB and the motor PWB is performed with the powers (24V, 5V), GND, the PLS signal, and the PWM signal.



Motor drive circuit

#### a. Coil select sensor

H1, 2, 3 are the magnetism sensitive elements (Hall element) used to determine the polarity of the main flux generated when the rotor rotates, producing the coil conduction select signal.

#### b. Coil select control circuit

The coil select signal (weak analog value around 2.5V)produced by H1, 2, 3 is converted into the HIGH/LOW level judgement signal in the IC1. The table below shows the logic diagram of IC1.

Co	ode	Pin No.	1	2	3	4	5	6
Input	HA+	18	Н	Н	L	L	L	L
	HA–	17	L	L	Н	Н	Н	L
	HB+	16	L	Н	Н	L	L	L
	HB–	15	Н	L	L	L	Н	Н
	HC+	14	L	L	L	Н	Н	Н
	HC–	13	Н	Н	Н	L	L	L
Output	UH	7	L	L	Н	Н	L	L
	VH	8	L	L	L	L	Н	Н
	WH	9	Н	Н	L	L	L	L
	UL	12	Н	L	L	L	L	Н
	VL	11	L	Н	Н	L	L	L
	WL	10	L	L	L	Н	Н	L

#### c. Motor driver circuit section


Q1 ~ 6 form the bridge circuit to supply power to the motor coils (U, V, W phase). Q7 ~ 9 are pre-drivers of Q4 ~ Q6. The ON/OFF timing of Q1 ~ Q6 is the output section of the logic diagram of IC1 in b. (refer to above diagram) ON when HIGH. I3 1 ~ 3 pins control the motor speed by turning ON/OFF Q4 ~ Q6 with output signals (uH) from the IC1 and PWM signals outputted from the CPU.

#### d. Pulse signal (PLS) generating circuit

When the magnet passes the PWB pattern just below the rotor, an induced voltage of sine waveform is generated across the pattern. This is a minute voltage sine waveform, and is amplified by IC2.2 and formed by IC2.1 into the pulse waveform.

#### e. PWM signal generating circuit

The CPU compares the PLS signal with the reference CLK generated in the CPU to generate the PWM signal. When the speed of the PLS signal is greater than the reference CLK, it is judged that the motor is rotating at a higher speed than the specified speed. In that case, the PWM signal duty ratio is decreased to decrease the speed. When the PLS signal is slower than the reference CLK, is judged that the motor is rotating slower than the specified speed. In that case, the PWM signal duty ratio is increased to increase the motor speed.




HMOT drive circuit

#### B. Lift motor drive circuit (E1MOT, E2MOT)

The lift up motor is rotated to lift the paper in the paper tray 3 to the transport level. The lift motor drive circuit drives the lift motor. There are two sets of the lift up mechanism, each one is provided with the motors (E1MOT, E2MOT) and the drive circuit. These two are of the same composition. In the following description, the E1MOT is described.


The lift motor is turned on/off by the CPU. When the level sensor 1 (LS1) described in the sensor section is turned off during paper transport, the CPU turns on the lift motor (E1MOT) to turn on the sensor. The ON signal is outputted from the IC1-15 pin. The logical sum of this signal and the limit sensor 1 (LMS1, HIGH when limited) is taken. Only when the limit sensor 1 is OFF (LOW), it is outputted from the IC6-3 pin. When the IC6-3 pin becomes LOW, a current is not supplied to the Q4 base, and Q4 is turned off. As a result, a current is supplied to the Q5 base from R79 to turn on Q5 and to drive CN6.1 pin to about 0V. A voltage difference is generated between the both poles of the motor to supply a current to the motor. When the level sensor detects the paper surface, the IC1-15 pin becomes HIGH to turn off Q5. At that moment, a voltage difference is generated between the base and the emitter of Q11 to turn on Q11 and apply brake. D1 is the flywheel diode which operates at OFF.



#### C. Pickup clutch (P1CL, P2CL), separation clutch (BCL), resist clutch (RCL) drive circuit

The clutch transmits the paper transport motor (HMOT) drive power to the rollers, and it is of the same composition as the pickup clutches (P1CL, P2CL), the separation clutch (BCL), and the resist clutch (RCL). In the following description, the pickup clutch 1 ((P1CL) is described.

Q13 (TD62003) is the Darlington driver with seven circuits, one of which is used to drive. When the IC1-19pin becomes HIGH, the transistor at the output stage of Q13.4 is turned on to drive IC13-13 pin to about 0V, supplying the power to the clutch and transmitting the power.



P1CL drive circuit

## D. Other circuits

#### (a) Reset circuit


The reset signal generates the CPU reset signal, and is composed of the IC5 and the peripheral circuits. The IC5 has the integrated reset functions of the power ON reset, the CPU reset in case of abnormally low voltage of +5V, and the watch-dog timer function.

When the power is supplied and the power line (+5V) reaches about 0.8V, the IC5 start operation. The IC5-8 pin becomes LOW to rest the CPU. When the power line reaches about 4.3V, the reset state is retained for the time (about 100ms) determined by the capacity of C13. After passing the retaining time, the IC5-8 pin becomes HIGH to cancel the reset, and the CPU start operation.

When the power line falls to about 4.2V, the IC5-8 pin becomes LOW similarly to reset the CPU. This state is canceled after 100ms from the moment when the power line reaches 4.3V.

The IC5-3 pin is the watch-dog timer clock input pin, and receives the regular pulse signals of 10ms frequency outputted when the CPU is normally operating. If this signal is stopped because of hung up of the CPU, etc., the IC5-8 pin is driven LOW in a certain time to reset the CPU. The clock monitoring time is also determined by the C13 capacity (about 100ms).

Hard reset is also available from the PPC body through the communication cable. In this case, CN3.6 pin is driven HIGH or opened to reset. The IC9.1, 2 are for logical sum. The IC13.3 is the open collector element to compose the IC5 reset output and the hard reset.



**Reset circuit**